Song Ruo Jing 5276cd4f1d refactor(uart): add support to be able to test LP_UART port
Increase LP_UART_EMPTY_THRESH_DEFAULT value to 4. The original value
could cause the FIFO become empty before filling next data into the FIFO
when the buadrate is high. TX_DONE interrupt would raise before actual
transmission complete in such case.
2024-02-07 14:37:48 +08:00
..
2022-09-08 18:26:04 +08:00
2023-01-18 02:34:46 +00:00
2023-09-28 15:03:27 +08:00
2023-10-17 18:20:36 +05:30
2022-10-20 11:55:03 +08:00
2023-07-06 18:23:18 +08:00
2022-09-17 04:56:49 +00:00
2022-12-22 14:14:38 +08:00
2022-12-22 14:14:38 +08:00
2022-12-22 14:14:38 +08:00
2023-01-18 02:34:46 +00:00
2023-10-17 18:20:36 +05:30
2022-11-04 17:40:29 +08:00
2023-02-06 00:48:04 +08:00
2023-02-06 00:48:04 +08:00