Song Ruo Jing 5276cd4f1d refactor(uart): add support to be able to test LP_UART port
Increase LP_UART_EMPTY_THRESH_DEFAULT value to 4. The original value
could cause the FIFO become empty before filling next data into the FIFO
when the buadrate is high. TX_DONE interrupt would raise before actual
transmission complete in such case.
2024-02-07 14:37:48 +08:00
..
2023-07-06 18:23:18 +08:00
2023-07-10 16:11:47 +08:00
2023-08-10 17:58:49 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-09-28 15:03:27 +08:00
2023-07-06 18:23:18 +08:00
2023-07-06 18:23:18 +08:00
2023-07-06 18:23:18 +08:00
2023-10-17 16:40:04 +08:00
2023-06-28 13:57:28 +08:00
2023-07-06 18:23:18 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-08-10 10:16:20 +08:00
2023-08-09 14:41:22 +08:00
2024-02-04 19:06:11 +08:00
2023-07-06 18:23:18 +08:00
2023-07-06 18:23:18 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00
2023-06-28 13:57:28 +08:00