Song Ruo Jing 5276cd4f1d refactor(uart): add support to be able to test LP_UART port
Increase LP_UART_EMPTY_THRESH_DEFAULT value to 4. The original value
could cause the FIFO become empty before filling next data into the FIFO
when the buadrate is high. TX_DONE interrupt would raise before actual
transmission complete in such case.
2024-02-07 14:37:48 +08:00
..
2022-10-25 17:14:59 +08:00
2021-10-22 23:36:28 +03:00
2021-11-08 16:14:51 +08:00
2022-07-20 14:59:50 +08:00
2022-07-20 14:59:50 +08:00
2022-02-21 21:28:48 +08:00
2022-12-09 11:33:42 +08:00
2022-06-10 18:38:42 +08:00
2022-12-22 14:14:38 +08:00
2021-02-26 19:45:48 +08:00
2021-04-22 21:07:35 +08:00
2021-10-22 23:36:28 +03:00