Marius Vikhammer
|
488f46acf5
|
SHA/RSA: moved all caps to soc_caps.h
|
2020-11-12 02:15:46 +00:00 |
|
Angus Gratton
|
66fb5a29bb
|
Whitespace: Automated whitespace fixes (large commit)
Apply the pre-commit hook whitespace fixes to all files in the repo.
(Line endings, blank lines at end of file, trailing whitespace)
|
2020-11-11 07:36:35 +00:00 |
|
Angus Gratton
|
3882c2b8ed
|
Merge branch 'feature/bringup_esp32s3_fpga_update_rmt_driver' into 'master'
rmt: support esp32s3
Closes IDF-1773
See merge request espressif/esp-idf!10292
|
2020-11-07 07:15:53 +08:00 |
|
Michael (XIAO Xufeng)
|
d7ce8a537f
|
Merge branch 'feature/bringup_esp32s3_fpga_rtc_sleep' into 'master'
feature (rtc): update rtc related code(rtc_sleep rtc_init) to support esp32s3
See merge request espressif/esp-idf!10404
|
2020-11-05 19:19:36 +08:00 |
|
morris
|
ff976867b3
|
rmt: split TX and RX in LL driver
Split TX and RX function in LL driver.
Channel number is encoded in driver layer.
Added channel signal list in periph.c
|
2020-11-05 19:00:55 +08:00 |
|
chenjianqiang
|
9465af0066
|
rmt: support esp32s3
|
2020-11-05 19:00:55 +08:00 |
|
fuzhibo
|
93c7cf094e
|
rtc: update rtc related code(rtc_sleep rtc_init) to support esp32s3
|
2020-11-04 02:43:41 +00:00 |
|
morris
|
e4c8ec6174
|
timergroup: move interrupt index into peripheral description file
1. Added timer_group_periph.c file, describing module global signals
(e.g. interrupt index)
2. Added more caps in soc_caps.h
|
2020-11-03 18:16:50 +08:00 |
|
Michael (XIAO Xufeng)
|
35faecea1d
|
Merge branch 'feature/support_sigma_delta_on_s3' into 'master'
sigma_delta: add periph signal list and support esp32-s3
See merge request espressif/esp-idf!10945
|
2020-10-30 17:22:02 +08:00 |
|
Michael (XIAO Xufeng)
|
8337f0afa2
|
spi_flash: fix LL of esp32s3 and add 32-bit support
|
2020-10-29 18:21:42 +08:00 |
|
Michael (XIAO Xufeng)
|
3bacf35310
|
esp_flash: support high capacity flash chips (32-bit address)
|
2020-10-29 18:20:11 +08:00 |
|
morris
|
17808b3ff8
|
sigma_delta: add periph signal list and support esp32-s3
|
2020-10-29 11:06:28 +08:00 |
|
Renz Bagaporo
|
79887fdc6c
|
soc: descriptive part occupy whole component
|
2020-10-28 07:21:29 +08:00 |
|