alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-10-05 20:47:46 -04:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity
21,386 Commits 20 Branches 148 Tags 384 MiB
b5522f5709
Commit Graph

148 Commits

Author SHA1 Message Date
KonstantinKondrashov
c563d799fe efuse: Checks errors of 4x coding scheme for BLOCK0 if so then abort 2022-06-22 17:16:26 +08:00
Jiang Jiang Jian
efdca9431c Merge branch 'bugfix/c3_efuse_fail_bits_v4.4' into 'release/v4.4' 
soc: Fix efuse fail bits (v4.4)

See merge request espressif/esp-idf!18417
 2022-06-09 10:53:31 +08:00
KonstantinKondrashov
1979c68e82 efuse: Adds ERR_RST_ENABLE efuse for C3 and S3 
Closes https://github.com/espressif/esp-idf/issues/8357
 2022-06-07 22:06:45 +08:00
KonstantinKondrashov
02fe424e48 soc: Fix description of efuse fail bits 2022-06-07 21:42:33 +08:00
Wu Zheng Hui
2e4784611d efuse: update efuse name (backport v4.4) 2022-05-30 11:15:16 +08:00
Omar Chebib
18fb3d60b8 Apply 1 suggestion(s) to 1 file(s) 2022-05-12 07:49:28 +00:00
KonstantinKondrashov
06aeeff54e efuse: fix 2022-05-12 07:49:28 +00:00
KonstantinKondrashov
8c063a326e efuse: Fix 3/4 coding scheme UTs 2022-05-12 07:49:28 +00:00
KonstantinKondrashov
ce148dd7b8 efuse: Improve messages during burn operation 2022-05-12 07:49:28 +00:00
KonstantinKondrashov
24af86071d efuse: Burn func can return an error 
esp_efuse_utility_burn_chip()
 2022-05-12 07:49:28 +00:00
KonstantinKondrashov
114608142a efuse: Validates data after burning and re-burnes it if necessary 
It checks the content of the written data and encoding errors.
 2022-05-12 07:49:28 +00:00
wuzhenghui
6c2f5a16bb remove esp32h2 unsupported efuse field 2022-02-28 17:33:12 +08:00
wuzhenghui
c6aa1cf732 remove esp32c3 unsupported efuse field 2022-02-28 17:26:28 +08:00
KonstantinKondrashov
5c7b597594 efuse: Fixes eFuse timesettings issue on esp32S3 2022-02-16 15:15:27 +08:00
chenjianxing
50302e4157 esp_phy: Update ESP32S2 phy lib to support eco1 chip 2022-02-10 14:13:02 +08:00
KonstantinKondrashov
1638b36804 efuse: Fixes eFuse timesettings issue on esp32c3 2022-01-25 19:14:31 +08:00
Michael (XIAO Xufeng)
9f5c6f287e Merge branch 'feature/update_adc_cali_due_to_efuse_version_change_v4.4' into 'release/v4.4' 
adc: update s3 adc calibration efuse version (v4.4)

See merge request espressif/esp-idf!16357
 2021-12-23 12:49:11 +00:00
Armando
1ec46ad3b8 adc: support adc dma driver on all chips 2021-12-23 17:13:46 +08:00
Armando
4a429d59ac adc: update adc calibration efuse version 
ADC calibration scheme and algorithm are not changed. Only the eFuse bit BLOCK1_VERSION is changed. This MR updated the logic to recognize the adc efuse version
 2021-12-13 13:03:23 +08:00
Jiang Jiang Jian
a89ff2677b Merge branch 'bugfix/fix_esp32h2_efuse_get_ext_mac_v4.4' into 'release/v4.4' 
efuse_table_gen: Fixes wrong joining fields with omitted names (v4.4)

See merge request espressif/esp-idf!15735
 2021-12-08 10:12:25 +00:00
Mahavir Jain
5f7037d143 bootloader: add anti-FI checks around secure version in anti-rollback scheme 2021-11-29 18:49:22 +05:30
Mahavir Jain
35b20cadce Merge branch 'bugfix/efuse_utility_header_v4.4' into 'release/v4.4' 
efuse: Add missing esp_rom_sys.h include file (v4.4)

See merge request espressif/esp-idf!15955
 2021-11-15 13:19:39 +00:00
Gustavo Henrique Nihei
8d9ab894c3 efuse: Add missing esp_rom_sys.h include file 
This prevents the compiler error for the implicit declaration of
function "esp_rom_printf".

Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com>
 2021-11-15 07:52:01 -03:00
Gustavo Henrique Nihei
3c341364eb efuse: Enable C++ linkage for the include headers on esp_efuse.h 
Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com>
 2021-11-12 13:29:58 -03:00
Gustavo Henrique Nihei
0132d2c868 efuse: Add missing stdbool.h include file 
Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com>
 2021-11-12 13:29:58 -03:00
KonstantinKondrashov
fb3c88510c efuse_table_gen: Fixes wrong joining fields with omitted names 
The issue is related to the non-sequential way of description when
such fields going together sequential.

Related to esp32h2 chip for eFuses: MAC_FACTORY and MAC_EXT.
The issue is in wrong indexes of MAC_EXT.
MAC_EXT got indexes like it is joined to MAC_FACTORY.

const esp_efuse_desc_t* ESP_EFUSE_MAC_FACTORY[] = {
    &MAC_FACTORY[0],
    &MAC_FACTORY[1],
    &MAC_FACTORY[2],
    &MAC_FACTORY[3],
    &MAC_FACTORY[4],
    &MAC_FACTORY[5],
    NULL
};

const esp_efuse_desc_t* ESP_EFUSE_MAC_EXT[] = {
    &MAC_EXT[6],
    &MAC_EXT[7],
    NULL
};

This commit fixed it to:

const esp_efuse_desc_t* ESP_EFUSE_MAC_EXT[] = {
    &MAC_EXT[0],
    &MAC_EXT[1],
    NULL
};
 2021-10-29 19:17:51 +08:00
zhangwenxu
281598077a efuse: fix esp32h2 get ext_mac 2021-10-29 19:17:51 +08:00
Marek Fiala
ff18a96f7d tools: replace _ with - in idf.py 
Closes https://github.com/espressif/esp-idf/issues/5126
 2021-10-13 17:30:38 +08:00
Wu Zheng Hui
85651b4791 efuse: remove DIS_RTC_RAM_BOOT efuse bit 2021-09-18 14:58:43 +08:00
Wu Zheng Hui
1080e4f6a2 rename APB_CTRL ro SYS_CON 
save
 2021-09-16 20:57:57 +08:00
Armando
c45c6f52f1 adc: support adc efuse-based calibration on esp32s3 2021-09-14 11:42:50 +08:00
KonstantinKondrashov
3cf4fbc150 efuse(esp32s2): Added flash_ver, psram_ver, pkg_ver efuses 2021-08-06 13:14:54 +08:00
Zim Kalinowski
1fd56e0b87 Merge branch 'feature/systimer_generate_rtos_tick' into 'master' 
freertos(esp32s3): SysTick uses systimer

Closes IDF-2613

See merge request espressif/esp-idf!12246
 2021-08-04 12:33:52 +00:00
Konstantin Kondrashov
29f581fc70 freertos(esp32s3): SysTick uses systimer 2021-08-04 20:33:44 +08:00
KonstantinKondrashov
40c360a096 efuse: Add CUSTOM_MAC address for ESP32-C3/-S2/-S3/-H2 2021-08-02 14:43:27 +05:00
KonstantinKondrashov
b8dd163149 efuse: Fix len of SOFT_DIS_JTAG for esp32c3 and esp32h2 2021-07-21 12:10:09 +05:00
zhangwenxu
d5b9078e23 efuse: add mac extension address for esp32h2 2021-07-20 12:03:17 +08:00
Angus Gratton
fcd193b024 docs: Use soc_caps instead of chip names for flash encryption docs 
Clears the way for ESP32-S3 and future chips.
 2021-07-14 16:57:31 +10:00
Shu Chen
2df4ddf998 esp32h2: fixes after rebase 2021-07-01 19:53:50 +08:00
Shu Chen
ee23a489b9 esp32h2: code clean up 2021-07-01 19:53:50 +08:00
Shu Chen
e9a51e410a esp32h2: add stub code for efuse/esp_gdbstub/esp_phy 
Only stub code for these components:
 * efuse
 * esp_gdbstub
 * esp_phy
 2021-07-01 19:53:11 +08:00
Roland Dobai
407053592e Drop support for unsupported Python versions 2021-06-21 21:48:49 +02:00
Konstantin Kondrashov
4c0cf40a39 efuse: Burn operation does not block reading 2021-06-18 11:52:47 +08:00
Konstantin Kondrashov
f339b3fc96 efuse(esp32): Deprecate esp_efuse_burn_new_values() & esp_efuse_write_random_key() 
These functions were used only for esp32 in secure_boot and flash encryption.
Use idf efuse APIs instead of efuse regs.
 2021-06-17 07:21:36 +08:00
Angus Gratton
fe94de0310 Merge branch 'update_copyright_notice_efuse' into 'master' 
efuse: update copyright notice

See merge request espressif/esp-idf!13782
 2021-06-01 06:54:49 +00:00
KonstantinKondrashov
4d35b1fc5b efuse: Updates common_efuse_table for all chips 2021-05-31 08:42:57 +00:00
KonstantinKondrashov
29f853633d efuse: Adds support structure of efuses in efuse_table 
Supported a new format of efuse description using '.' in the name.
It means that RD_DIS.KEYx belongs to the range of the RD_DIS name.
RD_DIS,                           EFUSE_BLK0,   32,    7,     Read protection
    RD_DIS.KEY0,                  EFUSE_BLK0,   32,    1,     Read protection for EFUSE_BLK4.
    RD_DIS.KEY1,                  EFUSE_BLK0,   33,    1,     Read protection for EFUSE_BLK5.
 2021-05-31 08:42:57 +00:00
Jan Brudný
1bac0d1e42 efuse: update copyright notice 2021-05-31 06:43:23 +02:00
Jiang Jiang Jian
3c30e688c4 Merge branch 'feature/support_auto_adjust_voltage_storingInEfuse_openGlitchRst' into 'master' 
ESP32C3: auto adjust voltage dbias storing in efuse and open glitch reset for ECO3

See merge request espressif/esp-idf!13395
 2021-05-13 03:49:59 +00:00
chaijie
eea76d14bb ESP32C3: auto adjust voltage dbias storing in efuse and open glitch reset for ECO3 
1. add some efuse api to get rtc & digital voltage
2. set dig_rtc voltage to a fix value storing in efuse no mater which cpu frequency
3. modify hardware code in bootloader to fit all c3 ECO3 version
 2021-05-08 17:56:54 +08:00