2021-12-22 09:18:43 -05:00
/*
* SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
2016-08-17 11:08:22 -04:00
/*
Linker file used to link the bootloader.
*/
2017-06-16 02:30:21 -04:00
/* Simplified memory map for the bootloader
The main purpose is to make sure the bootloader can load into main memory
without overwriting itself.
*/
2018-04-19 00:42:26 -04:00
2016-08-17 11:08:22 -04:00
MEMORY
{
2018-04-19 00:42:26 -04:00
/* IRAM POOL1, used for APP CPU cache. Bootloader runs from here during the final stage of loading the app because APP CPU is still held in reset, the main app enables APP CPU cache */
iram_loader_seg (RWX) : org = 0x40078000, len = 0x8000 /* 32KB, APP CPU cache */
2018-07-04 00:33:11 -04:00
/* 63kB, IRAM. We skip the first 1k to prevent the entry point being
placed into the same range as exception vectors in the app.
This leads to idf_monitor decoding ROM bootloader "entry 0x40080xxx"
message as one of the exception vectors, which looks scary to users.
*/
iram_seg (RWX) : org = 0x40080400, len = 0xfc00
2017-06-16 02:30:21 -04:00
/* 64k at the end of DRAM, after ROM bootloader stack */
dram_seg (RW) : org = 0x3FFF0000, len = 0x10000
2016-08-17 11:08:22 -04:00
}
/* Default entry point: */
ENTRY(call_start_cpu0);
SECTIONS
{
2018-04-19 00:42:26 -04:00
.iram_loader.text :
{
. = ALIGN (16);
2018-08-24 08:26:38 -04:00
_loader_text_start = ABSOLUTE(.);
2018-04-19 00:42:26 -04:00
*(.stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
*(.iram1 .iram1.*) /* catch stray IRAM_ATTR */
*liblog.a:(.literal .text .literal.* .text.*)
*libgcc.a:(.literal .text .literal.* .text.*)
2020-07-08 04:42:50 -04:00
*libbootloader_support.a:bootloader_clock_loader.*(.literal .text .literal.* .text.*)
*libbootloader_support.a:bootloader_common_loader.*(.literal .text .literal.* .text.*)
2018-08-16 01:01:43 -04:00
*libbootloader_support.a:bootloader_flash.*(.literal .text .literal.* .text.*)
*libbootloader_support.a:bootloader_random.*(.literal .text .literal.* .text.*)
2020-05-21 03:09:27 -04:00
*libbootloader_support.a:bootloader_random*.*(.literal.bootloader_random_disable .text.bootloader_random_disable)
2020-12-03 11:12:54 -05:00
*libesp_common.a:fpga_overrides.*(.literal.bootloader_fill_random .text.bootloader_fill_random)
2021-12-22 09:18:43 -05:00
*libbootloader_support.a:bootloader_efuse.*(.literal .text .literal.* .text.*)
2018-08-16 01:01:43 -04:00
*libbootloader_support.a:bootloader_utility.*(.literal .text .literal.* .text.*)
*libbootloader_support.a:bootloader_sha.*(.literal .text .literal.* .text.*)
2020-04-30 09:30:15 -04:00
*libbootloader_support.a:bootloader_console_loader.*(.literal .text .literal.* .text.*)
2020-07-08 04:42:50 -04:00
*libbootloader_support.a:bootloader_panic.*(.literal .text .literal.* .text.*)
2021-08-27 00:07:52 -04:00
*libbootloader_support.a:bootloader_soc.*(.literal .text .literal.* .text.*)
2018-08-16 01:01:43 -04:00
*libbootloader_support.a:esp_image_format.*(.literal .text .literal.* .text.*)
*libbootloader_support.a:flash_encrypt.*(.literal .text .literal.* .text.*)
2021-06-16 19:21:36 -04:00
*libbootloader_support.a:flash_encryption_secure_features.*(.literal .text .literal.* .text.*)
2018-08-16 01:01:43 -04:00
*libbootloader_support.a:flash_partitions.*(.literal .text .literal.* .text.*)
*libbootloader_support.a:secure_boot.*(.literal .text .literal.* .text.*)
2021-06-16 19:21:36 -04:00
*libbootloader_support.a:secure_boot_secure_features.*(.literal .text .literal.* .text.*)
2021-03-05 09:22:29 -05:00
*libbootloader_support.a:secure_boot_signatures_bootloader.*(.literal .text .literal.* .text.*)
2018-08-16 01:01:43 -04:00
*libmicro-ecc.a:*.*(.literal .text .literal.* .text.*)
*libspi_flash.a:*.*(.literal .text .literal.* .text.*)
2020-09-03 11:49:24 -04:00
*libhal.a:wdt_hal_iram.*(.literal .text .literal.* .text.*)
2022-02-11 02:30:54 -05:00
*libhal.a:mmu_hal.*(.literal .text .literal.* .text.*)
2021-12-22 09:18:43 -05:00
*libhal.a:efuse_hal.*(.literal .text .literal.* .text.*)
2020-09-25 03:23:52 -04:00
*libesp_hw_support.a:rtc_clk.*(.literal .text .literal.* .text.*)
*libesp_hw_support.a:rtc_time.*(.literal .text .literal.* .text.*)
2018-11-18 22:36:19 -05:00
*libefuse.a:*.*(.literal .text .literal.* .text.*)
2021-09-28 07:35:36 -04:00
*libesp_rom.a:*.*(.literal .text .literal.* .text.*)
2018-04-19 00:42:26 -04:00
*(.fini.literal)
*(.fini)
*(.gnu.version)
2018-08-24 08:26:38 -04:00
_loader_text_end = ABSOLUTE(.);
2018-04-19 00:42:26 -04:00
} > iram_loader_seg
2018-07-13 01:21:07 -04:00
2018-04-19 00:42:26 -04:00
.iram.text :
2016-08-17 11:08:22 -04:00
{
. = ALIGN (16);
*(.entry.text)
*(.init.literal)
*(.init)
} > iram_seg
/* Shared RAM */
.dram0.bss (NOLOAD) :
{
. = ALIGN (8);
2020-02-16 00:51:42 -05:00
_dram_start = ABSOLUTE(.);
2016-08-17 11:08:22 -04:00
_bss_start = ABSOLUTE(.);
*(.dynsbss)
*(.sbss)
*(.sbss.*)
*(.gnu.linkonce.sb.*)
*(.scommon)
*(.sbss2)
*(.sbss2.*)
*(.gnu.linkonce.sb2.*)
*(.dynbss)
2017-07-17 00:37:06 -04:00
*(.bss)
2016-08-17 11:08:22 -04:00
*(.bss.*)
*(.gnu.linkonce.b.*)
*(COMMON)
. = ALIGN (8);
_bss_end = ABSOLUTE(.);
} >dram_seg
.dram0.data :
{
_data_start = ABSOLUTE(.);
2017-07-17 00:37:06 -04:00
*(.data)
*(.data.*)
*(.gnu.linkonce.d.*)
*(.data1)
*(.sdata)
*(.sdata.*)
*(.gnu.linkonce.s.*)
*(.gnu.linkonce.s2.*)
*(.jcr)
2016-08-17 11:08:22 -04:00
_data_end = ABSOLUTE(.);
} >dram_seg
.dram0.rodata :
{
_rodata_start = ABSOLUTE(.);
*(.rodata)
*(.rodata.*)
*(.gnu.linkonce.r.*)
*(.rodata1)
2022-06-17 05:54:09 -04:00
*(.sdata2 .sdata2.*)
2016-08-17 11:08:22 -04:00
__XT_EXCEPTION_TABLE_ = ABSOLUTE(.);
*(.xt_except_table)
*(.gcc_except_table)
*(.gnu.linkonce.e.*)
*(.gnu.version_r)
*(.eh_frame)
. = (. + 3) & ~ 3;
/* C++ constructor and destructor tables, properly ordered: */
__init_array_start = ABSOLUTE(.);
2018-08-16 01:01:43 -04:00
KEEP (*crtbegin.*(.ctors))
KEEP (*(EXCLUDE_FILE (*crtend.*) .ctors))
2016-08-17 11:08:22 -04:00
KEEP (*(SORT(.ctors.*)))
KEEP (*(.ctors))
__init_array_end = ABSOLUTE(.);
2018-08-16 01:01:43 -04:00
KEEP (*crtbegin.*(.dtors))
KEEP (*(EXCLUDE_FILE (*crtend.*) .dtors))
2016-08-17 11:08:22 -04:00
KEEP (*(SORT(.dtors.*)))
KEEP (*(.dtors))
/* C++ exception handlers table: */
__XT_EXCEPTION_DESCS_ = ABSOLUTE(.);
*(.xt_except_desc)
*(.gnu.linkonce.h.*)
__XT_EXCEPTION_DESCS_END__ = ABSOLUTE(.);
*(.xt_except_desc_end)
*(.dynamic)
*(.gnu.version_d)
_rodata_end = ABSOLUTE(.);
/* Literals are also RO data. */
_lit4_start = ABSOLUTE(.);
*(*.lit4)
*(.lit4.*)
*(.gnu.linkonce.lit4.*)
_lit4_end = ABSOLUTE(.);
. = ALIGN(4);
2020-02-16 00:51:42 -05:00
_dram_end = ABSOLUTE(.);
2016-08-17 11:08:22 -04:00
} >dram_seg
2017-06-16 02:30:21 -04:00
.iram.text :
2016-08-17 11:08:22 -04:00
{
_stext = .;
_text_start = ABSOLUTE(.);
*(.literal .text .literal.* .text.* .stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
2018-04-19 00:42:26 -04:00
*(.iram .iram.*) /* catch stray IRAM_ATTR */
2016-08-17 11:08:22 -04:00
*(.fini.literal)
*(.fini)
*(.gnu.version)
2021-03-29 00:18:25 -04:00
/** CPU will try to prefetch up to 16 bytes of
* of instructions. This means that any configuration (e.g. MMU, PMS) must allow
* safe access to up to 16 bytes after the last real instruction, add
* dummy bytes to ensure this
*/
. += 16;
2016-08-17 11:08:22 -04:00
_text_end = ABSOLUTE(.);
_etext = .;
2017-06-16 02:30:21 -04:00
} > iram_seg
2016-08-17 11:08:22 -04:00
}