| .. |
|
adc_hal_conf.h
|
driver: Add adc_digi single conversion mode
|
2020-12-23 09:53:24 +11:00 |
|
adc_hal.h
|
adc: support adc2 working with WiFi
|
2021-07-28 17:50:14 +08:00 |
|
adc_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
aes_ll.h
|
aes: fix potential unaligned access of buffers
|
2021-08-25 10:48:26 +08:00 |
|
clk_gate_ll.h
|
add uart core reset in uart_module_enable()
|
2021-07-21 11:41:04 +08:00 |
|
cpu_ll.h
|
fix reg name character error
|
2021-09-15 21:51:20 +08:00 |
|
ds_ll.h
|
soc: merge C3 caps into a single soc_caps.h
|
2021-04-28 14:42:35 +08:00 |
|
gdma_ll.h
|
gdma: separate tx/rx channel interrupt
|
2021-05-06 15:06:37 +08:00 |
|
gpio_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
gpspi_flash_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
hmac_hal.h
|
[Peripheral/Security] DS peripheral driver
|
2021-01-05 12:26:59 +08:00 |
|
hmac_ll.h
|
hal: Add initial ESP32-C3 support
|
2020-11-30 15:23:15 +11:00 |
|
i2c_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
i2s_ll.h
|
i2s_rec_example: add support for esp32s3
|
2021-10-01 16:05:04 +01:00 |
|
interrupt_controller_ll.h
|
[hal]: cleaned up interrupt mask functions
|
2021-04-06 11:54:13 +08:00 |
|
ledc_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
memprot_ll.h
|
esp32c3/memprot: Correct the split line address calculation
|
2021-07-09 09:33:52 +05:30 |
|
mpu_ll.h
|
soc: merge C3 caps into a single soc_caps.h
|
2021-04-28 14:42:35 +08:00 |
|
mwdt_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
rmt_ll.h
|
RMT: add loop_autostop driver support for esp32s3
|
2021-09-24 15:24:45 +08:00 |
|
rtc_cntl_ll.h
|
rename APB_CTRL ro SYS_CON
|
2021-09-16 20:57:57 +08:00 |
|
rwdt_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
sha_ll.h
|
driver: Add esp32c3 drivers (except ADC/DAC) and update tests
|
2020-12-23 09:53:24 +11:00 |
|
sigmadelta_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
soc_ll.h
|
hal: Add initial ESP32-C3 support
|
2020-11-30 15:23:15 +11:00 |
|
spi_flash_encrypted_ll.h
|
hal: added HAL_ASSERT
|
2021-06-22 11:28:01 +08:00 |
|
spi_flash_ll.h
|
spi_flash: fix cs line setup to make the flash driver more stable
|
2021-06-01 16:41:41 +08:00 |
|
spi_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
spimem_flash_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
systimer_ll.h
|
freertos(esp32s3): SysTick uses systimer
|
2021-08-04 20:33:44 +08:00 |
|
timer_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
twai_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
uart_ll.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
|
uhci_ll.h
|
examples: added support of ESP32-S3 chip in controller_hci_uart example
|
2021-08-26 14:24:32 +08:00 |
|
usb_serial_jtag_ll.h
|
usb_serial_jtag: enable blocking implementation on esp32s3
|
2021-07-31 16:32:09 +08:00 |
|
xt_wdt_ll.h
|
WDT: Add support for XTAL32K Watchdog timer
|
2021-09-02 09:09:00 +08:00 |
