Sudeep Mohanty
|
42214abbf5
|
ulp: temporarily disable SOC_RISCV_COPROC_SUPPORTED for esp32c6
This commit diables SOC_RISCV_COPROC_SUPPORTED capability for esp32c6
until the feature is supported on this target.
|
2022-09-02 12:10:07 +02:00 |
|
Song Ruo Jing
|
158b53e777
|
esp32c6: mmu & cache related g0 components changes
|
2022-09-01 12:38:00 +08:00 |
|
songruojing
|
688fb18faa
|
esp32c6: add soc/ xxx_periph, xxx_channel, xxx_pins, etc. files
|
2022-09-01 12:28:06 +08:00 |
|
songruojing
|
95c31a7074
|
esp32c6: add soc/ no-gdvs reg files
|
2022-08-22 12:11:40 +08:00 |
|
songruojing
|
a00f217341
|
esp32c6: add soc/ reg and struct headers
|
2022-08-22 12:11:40 +08:00 |
|