mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
40 lines
1.2 KiB
C
40 lines
1.2 KiB
C
/**
|
|
* SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
#pragma once
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#define EFUSE_WRITE_OP_CODE 0x5a5a
|
|
#define EFUSE_READ_OP_CODE 0x5aa5
|
|
|
|
/** EFUSE_RD_MAC_SPI_SYS_2_REG register
|
|
* BLOCK1 data register 2.
|
|
*/
|
|
// #define EFUSE_RD_MAC_SPI_SYS_2_REG (DR_REG_EFUSE_BASE + 0x4c)
|
|
/* EFUSE_SPI_PAD_CONF_1 : RO ;bitpos:[31:0] ;default: 32'h0 ; */
|
|
/*description: Stores the first part of SPI_PAD_CONF..*/
|
|
#define EFUSE_SPI_PAD_CONF_1 0xFFFFFFFF
|
|
#define EFUSE_SPI_PAD_CONF_1_M ((EFUSE_SPI_PAD_CONF_1_V)<<(EFUSE_SPI_PAD_CONF_1_S))
|
|
#define EFUSE_SPI_PAD_CONF_1_V 0xFFFFFFFF
|
|
#define EFUSE_SPI_PAD_CONF_1_S 0
|
|
|
|
/** EFUSE_RD_MAC_SPI_SYS_3_REG register
|
|
* BLOCK1 data register 3.
|
|
*/
|
|
//#define EFUSE_RD_MAC_SPI_SYS_3_REG (DR_REG_EFUSE_BASE + 0x50)
|
|
/* EFUSE_SPI_PAD_CONF_2 : RO ;bitpos:[17:0] ;default: 18'h0 ; */
|
|
/*description: Stores the second part of SPI_PAD_CONF..*/
|
|
#define EFUSE_SPI_PAD_CONF_2 0x0003FFFF
|
|
#define EFUSE_SPI_PAD_CONF_2_M ((EFUSE_SPI_PAD_CONF_2_V)<<(EFUSE_SPI_PAD_CONF_2_S))
|
|
#define EFUSE_SPI_PAD_CONF_2_V 0x3FFFF
|
|
#define EFUSE_SPI_PAD_CONF_2_S 0
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|