| .. |
|
esp32
|
feat(clk): support ESP32C5 XTAL 40M/48M selection
|
2024-06-11 17:42:43 +08:00 |
|
esp32c2
|
feat(clk): support ESP32C5 XTAL 40M/48M selection
|
2024-06-11 17:42:43 +08:00 |
|
esp32c3
|
feat(clk): support ESP32C5 XTAL 40M/48M selection
|
2024-06-11 17:42:43 +08:00 |
|
esp32c5
|
remove(c5beta3): remove c5 beta3 doxy files
|
2024-06-17 12:02:15 +08:00 |
|
esp32c6
|
feat(clk): support ESP32C5 XTAL 40M/48M selection
|
2024-06-11 17:42:43 +08:00 |
|
esp32c61
|
Merge branch 'feature/c61_cpu_intr_support' into 'master'
|
2024-06-13 13:02:14 +08:00 |
|
esp32h2
|
feat(clk): support ESP32C5 XTAL 40M/48M selection
|
2024-06-11 17:42:43 +08:00 |
|
esp32p4
|
Merge branch 'fix/incorrect_pma_config_esp32p4' into 'master'
|
2024-06-12 20:01:09 +08:00 |
|
esp32s2
|
feat(clk): support ESP32C5 XTAL 40M/48M selection
|
2024-06-11 17:42:43 +08:00 |
|
esp32s3
|
feat(clk): support ESP32C5 XTAL 40M/48M selection
|
2024-06-11 17:42:43 +08:00 |
|
include
|
feat(async_memcpy): refactor driver code to support different DMA backen
|
2023-08-03 12:02:09 +08:00 |
|
linux
|
feat(efuse): Support Linux target
|
2024-05-15 16:54:45 +03:00 |
|
esp_clk_tree_common.c
|
feat(all): Use PRIx macro in all logs
|
2024-03-12 11:15:53 +02:00 |
|
esp_memprot_conv.c
|
System/Security: Memprot API unified (ESP32S3)
|
2022-07-09 22:57:51 +02:00 |
|
pau_regdma.c
|
change(hal): control PAU bus clock by hal layer
|
2024-03-29 00:36:46 +08:00 |
|
regdma_link.c
|
feat(esp_hw_support): optimize retention link info dump
|
2024-05-28 15:19:26 +08:00 |
