mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
f709faea7c
RTC_CNTL_COCPU_SHUT_RESET_EN register was being reset during ULP RISC-V initialization which does not let the ULP RISC-V coprocessor to reset after it goes to halt. For proper operation of the coprocessor, it must be reset after each cycle and hence this commit keeps RTC_CNTL_COCPU_SHUT_RESET_EN set. |
||
---|---|---|
.. | ||
include | ||
start.S | ||
ulp_riscv_utils.c | ||
ulp_riscv.c |