alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-09-20 00:36:01 -04:00
Code Issues Actions 3 Packages Projects Releases Wiki Activity
9ecd2fd7e3
esp-idf/components/soc
History
Mahavir Jain 9ecd2fd7e3 fix(soc): change debug addr range to CPU subsystem range 
For C6/H2/P4/C5, there is no SoC specific debug range. Instead the same
address range is part of CPU Subsystem range which contains debug mode
specific code and interrupt config registers (CLINT, PLIC etc.).

For now the PMP entry is provided with RWX permission for both machine
and user mode but we can save this entry and allow the access to only
machine mode for this range.

For P4/C5 case, this PMP entry can have RW permission as the debug mode
specific code is not present in this memory range.
2024-01-22 13:34:32 +08:00
..
esp32 feat(esp_eth): Added support of internal EMAC for ESP32P4 2024-01-16 14:29:25 +01:00
esp32c2 refactor(riscv): added a new API for the interrupts 2024-01-18 16:36:53 +08:00
esp32c3 refactor(riscv): added a new API for the interrupts 2024-01-18 16:36:53 +08:00
esp32c5 fix(soc): change debug addr range to CPU subsystem range 2024-01-22 13:34:32 +08:00
esp32c6 fix(soc): change debug addr range to CPU subsystem range 2024-01-22 13:34:32 +08:00
esp32h2 fix(soc): change debug addr range to CPU subsystem range 2024-01-22 13:34:32 +08:00
esp32p4 fix(soc): change debug addr range to CPU subsystem range 2024-01-22 13:34:32 +08:00
esp32s2 refactor(soc): Remove soc/usb_types.h 2024-01-17 21:28:25 +08:00
esp32s3 refactor(soc): Remove soc/usb_types.h 2024-01-17 21:28:25 +08:00
include/soc refactor(soc): Rename usb_otg_periph to usb_dwc_periph 2024-01-17 21:28:25 +08:00
linux/include/soc feat(esp32c5): support esp32c5 g0 components 2023-12-08 15:12:24 +08:00
CMakeLists.txt refactor(soc): Rename usb_otg_periph to usb_dwc_periph 2024-01-17 21:28:25 +08:00
dport_access_common.c dport: Move DPORT workaround to G0 2022-05-31 13:44:18 +08:00
Kconfig mmu: support configurable mmu page size 2023-03-04 02:48:40 +00:00
linker.lf soc: move implementations to esp_hw_support 2020-10-28 22:38:50 +08:00
lldesc.c crypto: initial S3 Beta 3 bringup and testing for SHA/AES/RSA/flash enc 2021-05-18 11:25:41 +08:00
README.md soc: descriptive part occupy whole component 2020-10-28 07:21:29 +08:00

README.md

soc

The soc component provides hardware description for targets supported by ESP-IDF.

- `xxx_reg.h`   - defines registers related to the hardware
- `xxx_struct.h` - hardware description in C `struct`
- `xxx_channel.h` - definitions for hardware with multiple channels
- `xxx_caps.h`  - features/capabilities of the hardware
- `xxx_pins.h`  - pin definitions
- `xxx_periph.h/*.c`  - includes all headers related to a peripheral; declaration and definition of IO mapping for that hardware