esp-idf/components/esp_system/port/soc
Gustavo Henrique Nihei 24484887a9 esp_system: Ensure TIMG0 clock is always enabled during normal operation
If the TimerGroup 0 clock is disabled and then reenabled, the watchdog
registers (Flashboot protection included) will be re-enabled, and some
seconds later, will trigger an unintended reset.

Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com>
2023-03-07 10:02:06 +08:00
..
esp32 esp_system: Ensure TIMG0 clock is always enabled during normal operation 2023-03-07 10:02:06 +08:00
esp32c2 esp_system: Ensure TIMG0 clock is always enabled during normal operation 2023-03-07 10:02:06 +08:00
esp32c3 esp_system: Ensure TIMG0 clock is always enabled during normal operation 2023-03-07 10:02:06 +08:00
esp32h2 esp_system: Ensure TIMG0 clock is always enabled during normal operation 2023-03-07 10:02:06 +08:00
esp32s2 esp_system: Ensure TIMG0 clock is always enabled during normal operation 2023-03-07 10:02:06 +08:00
esp32s3 esp_system: Ensure TIMG0 clock is always enabled during normal operation 2023-03-07 10:02:06 +08:00