mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
24484887a9
If the TimerGroup 0 clock is disabled and then reenabled, the watchdog registers (Flashboot protection included) will be re-enabled, and some seconds later, will trigger an unintended reset. Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com> |
||
---|---|---|
.. | ||
esp32 | ||
esp32c2 | ||
esp32c3 | ||
esp32h2 | ||
esp32s2 | ||
esp32s3 |