mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
46691df851
Replace periph_module_enable/disable by periph_wifi_bt_common_module_enable which are in IRAM. AddIRAM_ATTR periph_ll_wifi_bt_module_enable_clk_clear_rstandIRAM_ATTR periph_ll_wifi_bt_module_disable_clk_set_rstto fit O0 optimization level. Delete duplicated spinlock and counter.
348 lines
12 KiB
C
348 lines
12 KiB
C
// Copyright 2015-2016 Espressif Systems (Shanghai) PTE LTD
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
#include <esp_types.h>
|
|
#include "freertos/FreeRTOS.h"
|
|
#include "freertos/semphr.h"
|
|
#include "freertos/xtensa_api.h"
|
|
#include "soc/dport_reg.h"
|
|
#include "soc/syscon_reg.h"
|
|
#include "driver/periph_ctrl.h"
|
|
#include "sdkconfig.h"
|
|
|
|
static portMUX_TYPE periph_spinlock = portMUX_INITIALIZER_UNLOCKED;
|
|
static uint8_t ref_counts = 0;
|
|
|
|
/* Static functions to return register address & mask for clk_en / rst of each peripheral */
|
|
static uint32_t get_clk_en_mask(periph_module_t periph);
|
|
static uint32_t get_rst_en_mask(periph_module_t periph, bool enable);
|
|
static uint32_t get_clk_en_reg(periph_module_t periph);
|
|
static uint32_t get_rst_en_reg(periph_module_t periph);
|
|
|
|
void periph_module_enable(periph_module_t periph)
|
|
{
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
|
DPORT_SET_PERI_REG_MASK(get_clk_en_reg(periph), get_clk_en_mask(periph));
|
|
DPORT_CLEAR_PERI_REG_MASK(get_rst_en_reg(periph), get_rst_en_mask(periph, true));
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
|
}
|
|
|
|
void periph_module_disable(periph_module_t periph)
|
|
{
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
|
DPORT_CLEAR_PERI_REG_MASK(get_clk_en_reg(periph), get_clk_en_mask(periph));
|
|
DPORT_SET_PERI_REG_MASK(get_rst_en_reg(periph), get_rst_en_mask(periph, false));
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
|
}
|
|
|
|
void periph_module_reset(periph_module_t periph)
|
|
{
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
|
DPORT_SET_PERI_REG_MASK(get_rst_en_reg(periph), get_rst_en_mask(periph, false));
|
|
DPORT_CLEAR_PERI_REG_MASK(get_rst_en_reg(periph), get_rst_en_mask(periph, false));
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
|
}
|
|
|
|
static uint32_t get_clk_en_mask(periph_module_t periph)
|
|
{
|
|
switch(periph) {
|
|
case PERIPH_RMT_MODULE:
|
|
return DPORT_RMT_CLK_EN;
|
|
case PERIPH_LEDC_MODULE:
|
|
return DPORT_LEDC_CLK_EN;
|
|
case PERIPH_UART0_MODULE:
|
|
return DPORT_UART_CLK_EN;
|
|
case PERIPH_UART1_MODULE:
|
|
return DPORT_UART1_CLK_EN;
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
case PERIPH_UART2_MODULE:
|
|
return DPORT_UART2_CLK_EN;
|
|
#elif CONFIG_IDF_TARGET_ESP32S2BETA
|
|
case PERIPH_USB_MODULE:
|
|
return DPORT_USB_CLK_EN;
|
|
#endif
|
|
case PERIPH_I2C0_MODULE:
|
|
return DPORT_I2C_EXT0_CLK_EN;
|
|
case PERIPH_I2C1_MODULE:
|
|
return DPORT_I2C_EXT1_CLK_EN;
|
|
case PERIPH_I2S0_MODULE:
|
|
return DPORT_I2S0_CLK_EN;
|
|
case PERIPH_I2S1_MODULE:
|
|
return DPORT_I2S1_CLK_EN;
|
|
case PERIPH_TIMG0_MODULE:
|
|
return DPORT_TIMERGROUP_CLK_EN;
|
|
case PERIPH_TIMG1_MODULE:
|
|
return DPORT_TIMERGROUP1_CLK_EN;
|
|
case PERIPH_PWM0_MODULE:
|
|
return DPORT_PWM0_CLK_EN;
|
|
case PERIPH_PWM1_MODULE:
|
|
return DPORT_PWM1_CLK_EN;
|
|
case PERIPH_PWM2_MODULE:
|
|
return DPORT_PWM2_CLK_EN;
|
|
case PERIPH_PWM3_MODULE:
|
|
return DPORT_PWM3_CLK_EN;
|
|
case PERIPH_UHCI0_MODULE:
|
|
return DPORT_UHCI0_CLK_EN;
|
|
case PERIPH_UHCI1_MODULE:
|
|
return DPORT_UHCI1_CLK_EN;
|
|
case PERIPH_PCNT_MODULE:
|
|
return DPORT_PCNT_CLK_EN;
|
|
case PERIPH_SPI_MODULE:
|
|
return DPORT_SPI01_CLK_EN;
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
case PERIPH_HSPI_MODULE:
|
|
return DPORT_SPI2_CLK_EN;
|
|
case PERIPH_VSPI_MODULE:
|
|
return DPORT_SPI3_CLK_EN;
|
|
case PERIPH_SPI_DMA_MODULE:
|
|
return DPORT_SPI_DMA_CLK_EN;
|
|
#elif CONFIG_IDF_TARGET_ESP32S2BETA
|
|
case PERIPH_FSPI_MODULE:
|
|
return DPORT_SPI2_CLK_EN;
|
|
case PERIPH_HSPI_MODULE:
|
|
return DPORT_SPI3_CLK_EN;
|
|
case PERIPH_VSPI_MODULE:
|
|
return DPORT_SPI4_CLK_EN;
|
|
case PERIPH_SPI2_DMA_MODULE:
|
|
return DPORT_SPI2_DMA_CLK_EN;
|
|
case PERIPH_SPI3_DMA_MODULE:
|
|
return DPORT_SPI3_DMA_CLK_EN;
|
|
case PERIPH_SPI_SHARED_DMA_MODULE:
|
|
return DPORT_SPI_SHARED_DMA_CLK_EN;
|
|
#endif
|
|
case PERIPH_SDMMC_MODULE:
|
|
return DPORT_WIFI_CLK_SDIO_HOST_EN;
|
|
case PERIPH_SDIO_SLAVE_MODULE:
|
|
return DPORT_WIFI_CLK_SDIOSLAVE_EN;
|
|
case PERIPH_CAN_MODULE:
|
|
return DPORT_CAN_CLK_EN;
|
|
case PERIPH_EMAC_MODULE:
|
|
return DPORT_WIFI_CLK_EMAC_EN;
|
|
case PERIPH_RNG_MODULE:
|
|
return DPORT_WIFI_CLK_RNG_EN;
|
|
case PERIPH_WIFI_MODULE:
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
return DPORT_WIFI_CLK_WIFI_EN_M;
|
|
#elif CONFIG_IDF_TARGET_ESP32S2BETA
|
|
return 0;
|
|
#endif
|
|
case PERIPH_BT_MODULE:
|
|
return DPORT_WIFI_CLK_BT_EN_M;
|
|
case PERIPH_WIFI_BT_COMMON_MODULE:
|
|
return DPORT_WIFI_CLK_WIFI_BT_COMMON_M;
|
|
case PERIPH_BT_BASEBAND_MODULE:
|
|
return DPORT_BT_BASEBAND_EN;
|
|
case PERIPH_BT_LC_MODULE:
|
|
return DPORT_BT_LC_EN;
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
case PERIPH_AES_MODULE:
|
|
return DPORT_PERI_EN_AES;
|
|
case PERIPH_SHA_MODULE:
|
|
return DPORT_PERI_EN_SHA;
|
|
case PERIPH_RSA_MODULE:
|
|
return DPORT_PERI_EN_RSA;
|
|
#endif
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
static uint32_t get_rst_en_mask(periph_module_t periph, bool enable)
|
|
{
|
|
switch(periph) {
|
|
case PERIPH_RMT_MODULE:
|
|
return DPORT_RMT_RST;
|
|
case PERIPH_LEDC_MODULE:
|
|
return DPORT_LEDC_RST;
|
|
case PERIPH_UART0_MODULE:
|
|
return DPORT_UART_RST;
|
|
case PERIPH_UART1_MODULE:
|
|
return DPORT_UART1_RST;
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
case PERIPH_UART2_MODULE:
|
|
return DPORT_UART2_RST;
|
|
#elif CONFIG_IDF_TARGET_ESP32S2BETA
|
|
case PERIPH_USB_MODULE:
|
|
return DPORT_USB_RST;
|
|
#endif
|
|
case PERIPH_I2C0_MODULE:
|
|
return DPORT_I2C_EXT0_RST;
|
|
case PERIPH_I2C1_MODULE:
|
|
return DPORT_I2C_EXT1_RST;
|
|
case PERIPH_I2S0_MODULE:
|
|
return DPORT_I2S0_RST;
|
|
case PERIPH_I2S1_MODULE:
|
|
return DPORT_I2S1_RST;
|
|
case PERIPH_TIMG0_MODULE:
|
|
return DPORT_TIMERGROUP_RST;
|
|
case PERIPH_TIMG1_MODULE:
|
|
return DPORT_TIMERGROUP1_RST;
|
|
case PERIPH_PWM0_MODULE:
|
|
return DPORT_PWM0_RST;
|
|
case PERIPH_PWM1_MODULE:
|
|
return DPORT_PWM1_RST;
|
|
case PERIPH_PWM2_MODULE:
|
|
return DPORT_PWM2_RST;
|
|
case PERIPH_PWM3_MODULE:
|
|
return DPORT_PWM3_RST;
|
|
case PERIPH_UHCI0_MODULE:
|
|
return DPORT_UHCI0_RST;
|
|
case PERIPH_UHCI1_MODULE:
|
|
return DPORT_UHCI1_RST;
|
|
case PERIPH_PCNT_MODULE:
|
|
return DPORT_PCNT_RST;
|
|
case PERIPH_SPI_MODULE:
|
|
return DPORT_SPI01_RST;
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
case PERIPH_HSPI_MODULE:
|
|
return DPORT_SPI2_RST;
|
|
case PERIPH_VSPI_MODULE:
|
|
return DPORT_SPI3_RST;
|
|
case PERIPH_SPI_DMA_MODULE:
|
|
return DPORT_SPI_DMA_RST;
|
|
#elif CONFIG_IDF_TARGET_ESP32S2BETA
|
|
case PERIPH_FSPI_MODULE:
|
|
return DPORT_SPI2_RST;
|
|
case PERIPH_HSPI_MODULE:
|
|
return DPORT_SPI3_RST;
|
|
case PERIPH_VSPI_MODULE:
|
|
return DPORT_SPI4_RST;
|
|
case PERIPH_SPI2_DMA_MODULE:
|
|
return DPORT_SPI2_DMA_RST;
|
|
case PERIPH_SPI3_DMA_MODULE:
|
|
return DPORT_SPI3_DMA_RST;
|
|
case PERIPH_SPI_SHARED_DMA_MODULE:
|
|
return DPORT_SPI_SHARED_DMA_RST;
|
|
#endif
|
|
case PERIPH_SDMMC_MODULE:
|
|
return DPORT_SDIO_HOST_RST;
|
|
case PERIPH_SDIO_SLAVE_MODULE:
|
|
return DPORT_SDIO_RST;
|
|
case PERIPH_CAN_MODULE:
|
|
return DPORT_CAN_RST;
|
|
case PERIPH_EMAC_MODULE:
|
|
return DPORT_EMAC_RST;
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
case PERIPH_AES_MODULE:
|
|
if (enable == true) {
|
|
// Clear reset on digital signature & secure boot units, otherwise AES unit is held in reset also.
|
|
return (DPORT_PERI_EN_AES | DPORT_PERI_EN_DIGITAL_SIGNATURE | DPORT_PERI_EN_SECUREBOOT);
|
|
} else {
|
|
//Don't return other units to reset, as this pulls reset on RSA & SHA units, respectively.
|
|
return DPORT_PERI_EN_AES;
|
|
}
|
|
case PERIPH_SHA_MODULE:
|
|
if (enable == true) {
|
|
// Clear reset on secure boot, otherwise SHA is held in reset
|
|
return (DPORT_PERI_EN_SHA | DPORT_PERI_EN_SECUREBOOT);
|
|
} else {
|
|
// Don't assert reset on secure boot, otherwise AES is held in reset
|
|
return DPORT_PERI_EN_SHA;
|
|
}
|
|
case PERIPH_RSA_MODULE:
|
|
if (enable == true) {
|
|
// Also clear reset on digital signature, otherwise RSA is held in reset
|
|
return (DPORT_PERI_EN_RSA | DPORT_PERI_EN_DIGITAL_SIGNATURE);
|
|
} else {
|
|
// Don't reset digital signature unit, as this resets AES also
|
|
return DPORT_PERI_EN_RSA;
|
|
}
|
|
#endif
|
|
case PERIPH_WIFI_MODULE:
|
|
case PERIPH_BT_MODULE:
|
|
case PERIPH_WIFI_BT_COMMON_MODULE:
|
|
case PERIPH_BT_BASEBAND_MODULE:
|
|
case PERIPH_BT_LC_MODULE:
|
|
return 0;
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
static bool is_wifi_clk_peripheral(periph_module_t periph)
|
|
{
|
|
/* A small subset of peripherals use WIFI_CLK_EN_REG and
|
|
CORE_RST_EN_REG for their clock & reset registers */
|
|
switch(periph) {
|
|
case PERIPH_SDMMC_MODULE:
|
|
case PERIPH_SDIO_SLAVE_MODULE:
|
|
case PERIPH_EMAC_MODULE:
|
|
case PERIPH_RNG_MODULE:
|
|
case PERIPH_WIFI_MODULE:
|
|
case PERIPH_BT_MODULE:
|
|
case PERIPH_WIFI_BT_COMMON_MODULE:
|
|
case PERIPH_BT_BASEBAND_MODULE:
|
|
case PERIPH_BT_LC_MODULE:
|
|
return true;
|
|
default:
|
|
return false;
|
|
}
|
|
}
|
|
|
|
static uint32_t get_clk_en_reg(periph_module_t periph)
|
|
{
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
if (periph == PERIPH_AES_MODULE || periph == PERIPH_SHA_MODULE || periph == PERIPH_RSA_MODULE) {
|
|
return DPORT_PERI_CLK_EN_REG;
|
|
}
|
|
#elif CONFIG_IDF_TARGET_ESP32S2BETA
|
|
if(periph == PERIPH_SPI_SHARED_DMA_MODULE) {
|
|
return DPORT_PERIP_CLK_EN1_REG;
|
|
}
|
|
#endif
|
|
else {
|
|
return is_wifi_clk_peripheral(periph) ? DPORT_WIFI_CLK_EN_REG : DPORT_PERIP_CLK_EN_REG;
|
|
}
|
|
}
|
|
|
|
static uint32_t get_rst_en_reg(periph_module_t periph)
|
|
{
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
if (periph == PERIPH_AES_MODULE || periph == PERIPH_SHA_MODULE || periph == PERIPH_RSA_MODULE) {
|
|
return DPORT_PERI_RST_EN_REG;
|
|
}
|
|
#elif CONFIG_IDF_TARGET_ESP32S2BETA
|
|
if(periph == PERIPH_SPI_SHARED_DMA_MODULE){
|
|
return DPORT_PERIP_CLK_EN1_REG;
|
|
}
|
|
#endif
|
|
else {
|
|
return is_wifi_clk_peripheral(periph) ? DPORT_CORE_RST_EN_REG : DPORT_PERIP_RST_EN_REG;
|
|
}
|
|
}
|
|
|
|
|
|
IRAM_ATTR void wifi_bt_common_module_enable(void)
|
|
{
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
|
if (ref_counts == 0) {
|
|
DPORT_SET_PERI_REG_MASK(DPORT_WIFI_CLK_EN_REG,DPORT_WIFI_CLK_WIFI_BT_COMMON_M);
|
|
DPORT_CLEAR_PERI_REG_MASK(DPORT_CORE_RST_EN_REG,0);
|
|
}
|
|
|
|
ref_counts++;
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
|
}
|
|
|
|
IRAM_ATTR void wifi_bt_common_module_disable(void)
|
|
{
|
|
portENTER_CRITICAL_SAFE(&periph_spinlock);
|
|
ref_counts--;
|
|
if (ref_counts == 0) {
|
|
DPORT_CLEAR_PERI_REG_MASK(DPORT_WIFI_CLK_EN_REG,DPORT_WIFI_CLK_WIFI_BT_COMMON_M);
|
|
DPORT_SET_PERI_REG_MASK(DPORT_CORE_RST_EN_REG,0);
|
|
}
|
|
|
|
portEXIT_CRITICAL_SAFE(&periph_spinlock);
|
|
}
|