mirror of
https://github.com/espressif/esp-idf.git
synced 2024-09-20 20:56:01 -04:00
3cbac3dd1d
If the TimerGroup 0 clock is disabled and then reenabled, the watchdog registers (Flashboot protection included) will be re-enabled, and some seconds later, will trigger an unintended reset. Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com> |
||
---|---|---|
.. | ||
arch | ||
include | ||
soc | ||
brownout.c | ||
CMakeLists.txt | ||
cpu_start.c | ||
esp_system_chip.c | ||
esp_system_linux.c | ||
panic_handler.c |