esp-idf/components/riscv
Omar Chebib 220e52fca1 RISC-V: Fix vectors.S assembly file indentation and macro usage
The file is now more consistent as the macros have been fixed, more comments
have been added and the indentation is now using spaces only.
2021-11-15 17:17:24 +08:00
..
include ESP8684: add soc, riscv, newlib support 2021-11-06 17:33:44 +08:00
CMakeLists.txt ESP8684: add soc, riscv, newlib support 2021-11-06 17:33:44 +08:00
instruction_decode.c interrupt: filter out reserved int number by decoding risc-v JAL instruction 2021-01-05 15:39:46 +08:00
interrupt.c interrupt: removed descriptor table from esp32c3 interrupt hal. 2021-01-05 15:39:46 +08:00
linker.lf arch: move stdatomic 2021-02-26 18:40:00 +08:00
vectors.S RISC-V: Fix vectors.S assembly file indentation and macro usage 2021-11-15 17:17:24 +08:00