esp-idf/components/ulp/ulp_riscv
Angus Gratton 3ee4370578 esp32s2 riscv ulp: Ensure reset vector is always at offset 0x0
Previous linker script relied on nothing else using the .text section

As reported at https://esp32.com/viewtopic.php?f=2&t=20734&p=75997
2021-05-06 09:25:32 +10:00
..
include/ulp_riscv Whitespace: Automated whitespace fixes (large commit) 2020-11-11 07:36:35 +00:00
start.S esp32s2 riscv ulp: Ensure reset vector is always at offset 0x0 2021-05-06 09:25:32 +10:00
ulp_riscv_utils.c Whitespace: Automated whitespace fixes (large commit) 2020-11-11 07:36:35 +00:00