mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
5276cd4f1d
Increase LP_UART_EMPTY_THRESH_DEFAULT value to 4. The original value could cause the FIFO become empty before filling next data into the FIFO when the buadrate is high. TX_DONE interrupt would raise before actual transmission complete in such case.
62 lines
1.8 KiB
Python
62 lines
1.8 KiB
Python
# SPDX-FileCopyrightText: 2021-2024 Espressif Systems (Shanghai) CO LTD
|
|
# SPDX-License-Identifier: CC0-1.0
|
|
import pytest
|
|
|
|
input_argv = {
|
|
'esp32': ['uart'],
|
|
'esp32s2': ['uart'],
|
|
'esp32s3': ['uart'],
|
|
'esp32c3': ['uart'],
|
|
'esp32c2': ['uart'],
|
|
'esp32c6': ['uart', 'lp_uart'],
|
|
'esp32h2': ['uart'],
|
|
'esp32p4': ['uart', 'lp_uart'],
|
|
}
|
|
|
|
|
|
@pytest.mark.supported_targets
|
|
@pytest.mark.temp_skip_ci(targets=['esp32s3', 'esp32p4'], reason='skip due to duplication with test_uart_single_dev_psram, p4 TBD') # TODO: IDF-8971
|
|
@pytest.mark.generic
|
|
@pytest.mark.parametrize(
|
|
'config',
|
|
[
|
|
'iram_safe',
|
|
'release',
|
|
],
|
|
indirect=True,
|
|
)
|
|
def test_uart_single_dev(case_tester) -> None: # type: ignore
|
|
dut = case_tester.first_dut
|
|
chip_type = dut.app.target
|
|
for uart_port in input_argv.get(chip_type, []):
|
|
for case in case_tester.test_menu:
|
|
dut.serial.hard_reset()
|
|
dut._get_ready()
|
|
dut.confirm_write(case.index, expect_str=f'Running {case.name}...')
|
|
|
|
dut.expect("select to test 'uart' or 'lp_uart' port", timeout=10)
|
|
dut.write(f'{uart_port}')
|
|
dut.expect_unity_test_output()
|
|
|
|
|
|
@pytest.mark.esp32s3
|
|
@pytest.mark.octal_psram
|
|
@pytest.mark.parametrize(
|
|
'config',
|
|
[
|
|
'iram_safe',
|
|
'release',
|
|
],
|
|
indirect=True,
|
|
)
|
|
def test_uart_single_dev_psram(case_tester) -> None: # type: ignore
|
|
dut = case_tester.first_dut
|
|
for case in case_tester.test_menu:
|
|
dut.serial.hard_reset()
|
|
dut._get_ready()
|
|
dut.confirm_write(case.index, expect_str=f'Running {case.name}...')
|
|
|
|
dut.expect("select to test 'uart' or 'lp_uart' port", timeout=10)
|
|
dut.write('uart')
|
|
dut.expect_unity_test_output()
|