mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
121 lines
4.3 KiB
C
121 lines
4.3 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2020-2023 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "sdkconfig.h"
|
|
#include "bootloader_console.h"
|
|
#include "soc/uart_periph.h"
|
|
#include "soc/uart_channel.h"
|
|
#include "soc/io_mux_reg.h"
|
|
#include "soc/gpio_periph.h"
|
|
#include "soc/gpio_sig_map.h"
|
|
#include "soc/rtc.h"
|
|
#include "hal/clk_gate_ll.h"
|
|
#include "hal/gpio_hal.h"
|
|
#if CONFIG_IDF_TARGET_ESP32S2
|
|
#include "esp32s2/rom/usb/cdc_acm.h"
|
|
#include "esp32s2/rom/usb/usb_common.h"
|
|
#endif
|
|
#if SOC_USB_SERIAL_JTAG_SUPPORTED
|
|
#include "hal/usb_fsls_phy_ll.h"
|
|
#endif
|
|
#include "esp_rom_gpio.h"
|
|
#include "esp_rom_uart.h"
|
|
#include "esp_rom_sys.h"
|
|
#include "esp_rom_caps.h"
|
|
|
|
#ifdef CONFIG_ESP_CONSOLE_NONE
|
|
void bootloader_console_init(void)
|
|
{
|
|
esp_rom_install_channel_putc(1, NULL);
|
|
esp_rom_install_channel_putc(2, NULL);
|
|
}
|
|
#endif // CONFIG_ESP_CONSOLE_NONE
|
|
|
|
#ifdef CONFIG_ESP_CONSOLE_UART
|
|
void bootloader_console_init(void)
|
|
{
|
|
const int uart_num = CONFIG_ESP_CONSOLE_UART_NUM;
|
|
int __DECLARE_RCC_ATOMIC_ENV __attribute__ ((unused)); // To avoid build errors/warnings about __DECLARE_RCC_ATOMIC_ENV
|
|
|
|
// Install rom uart printf as console.
|
|
esp_rom_install_uart_printf();
|
|
|
|
// Wait for UART FIFO to be empty.
|
|
esp_rom_uart_tx_wait_idle(0);
|
|
|
|
#if CONFIG_ESP_CONSOLE_UART_CUSTOM
|
|
// Some constants to make the following code less upper-case
|
|
const int uart_tx_gpio = CONFIG_ESP_CONSOLE_UART_TX_GPIO;
|
|
const int uart_rx_gpio = CONFIG_ESP_CONSOLE_UART_RX_GPIO;
|
|
|
|
// Switch to the new UART (this just changes UART number used for esp_rom_printf in ROM code).
|
|
esp_rom_uart_set_as_console(uart_num);
|
|
|
|
// If console is attached to UART1 or if non-default pins are used,
|
|
// need to reconfigure pins using GPIO matrix
|
|
if (uart_num != 0 ||
|
|
uart_tx_gpio != UART_NUM_0_TXD_DIRECT_GPIO_NUM ||
|
|
uart_rx_gpio != UART_NUM_0_RXD_DIRECT_GPIO_NUM) {
|
|
// Change default UART pins back to GPIOs
|
|
gpio_hal_iomux_func_sel(GPIO_PIN_MUX_REG[UART_NUM_0_RXD_DIRECT_GPIO_NUM], PIN_FUNC_GPIO);
|
|
gpio_hal_iomux_func_sel(GPIO_PIN_MUX_REG[UART_NUM_0_TXD_DIRECT_GPIO_NUM], PIN_FUNC_GPIO);
|
|
// Route GPIO signals to/from pins
|
|
const uint32_t tx_idx = UART_PERIPH_SIGNAL(uart_num, SOC_UART_TX_PIN_IDX);
|
|
const uint32_t rx_idx = UART_PERIPH_SIGNAL(uart_num, SOC_UART_RX_PIN_IDX);
|
|
gpio_hal_iomux_func_sel(GPIO_PIN_MUX_REG[uart_rx_gpio], PIN_FUNC_GPIO);
|
|
PIN_INPUT_ENABLE(GPIO_PIN_MUX_REG[uart_rx_gpio]);
|
|
esp_rom_gpio_pad_pullup_only(uart_rx_gpio);
|
|
esp_rom_gpio_connect_out_signal(uart_tx_gpio, tx_idx, 0, 0);
|
|
esp_rom_gpio_connect_in_signal(uart_rx_gpio, rx_idx, 0);
|
|
gpio_hal_iomux_func_sel(GPIO_PIN_MUX_REG[uart_tx_gpio], PIN_FUNC_GPIO);
|
|
// Enable the peripheral
|
|
uart_ll_enable_bus_clock(uart_num, true);
|
|
uart_ll_reset_register(uart_num);
|
|
// Reset TX and RX FIFOs
|
|
uart_ll_txfifo_rst(UART_LL_GET_HW(uart_num));
|
|
uart_ll_rxfifo_rst(UART_LL_GET_HW(uart_num));
|
|
}
|
|
#endif // CONFIG_ESP_CONSOLE_UART_CUSTOM
|
|
|
|
// Set configured UART console baud rate
|
|
uint32_t clock_hz = rtc_clk_apb_freq_get();
|
|
#if ESP_ROM_UART_CLK_IS_XTAL
|
|
clock_hz = (uint32_t)rtc_clk_xtal_freq_get() * MHZ; // From esp32-s3 on, UART clk source is selected to XTAL in ROM
|
|
#endif
|
|
esp_rom_uart_set_clock_baudrate(uart_num, clock_hz, CONFIG_ESP_CONSOLE_UART_BAUDRATE);
|
|
}
|
|
#endif // CONFIG_ESP_CONSOLE_UART
|
|
|
|
#ifdef CONFIG_ESP_CONSOLE_USB_CDC
|
|
/* Buffer for CDC data structures. No RX buffer allocated. */
|
|
static char s_usb_cdc_buf[ESP_ROM_CDC_ACM_WORK_BUF_MIN];
|
|
|
|
void bootloader_console_init(void)
|
|
{
|
|
#ifdef CONFIG_IDF_TARGET_ESP32S2
|
|
/* ESP32-S2 specific patch to set the correct serial number in the descriptor.
|
|
* Later chips don't need this.
|
|
*/
|
|
rom_usb_cdc_set_descriptor_patch();
|
|
#endif
|
|
|
|
esp_rom_uart_usb_acm_init(s_usb_cdc_buf, sizeof(s_usb_cdc_buf));
|
|
esp_rom_uart_set_as_console(ESP_ROM_USB_OTG_NUM);
|
|
esp_rom_install_channel_putc(1, bootloader_console_write_char_usb);
|
|
#if SOC_USB_SERIAL_JTAG_SUPPORTED
|
|
usb_fsls_phy_ll_usb_wrap_pad_enable(&USB_WRAP, true);
|
|
usb_fsls_phy_ll_int_otg_enable(&USB_WRAP);
|
|
#endif
|
|
}
|
|
#endif //CONFIG_ESP_CONSOLE_USB_CDC
|
|
|
|
#ifdef CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG
|
|
void bootloader_console_init(void)
|
|
{
|
|
esp_rom_uart_switch_buffer(ESP_ROM_USB_SERIAL_DEVICE_NUM);
|
|
}
|
|
#endif //CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG
|