mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
1fc288556c
This is mostly important on ESP32 ECO3 with the ESP32_ECO3_CACHE_LOCK_FIX, because when we stall the other CPU core before we disable the TG1 WDT then the first CPU can get stuck in WDT ISR handle_livelock_int routine waiting for the other CPU. |
||
---|---|---|
.. | ||
include | ||
port | ||
test | ||
CMakeLists.txt | ||
component.mk | ||
esp_async_memcpy.c | ||
intr_alloc.c | ||
Kconfig | ||
linker.lf | ||
panic.c | ||
sdkconfig.rename | ||
sleep_modes.c | ||
startup.c | ||
system_api.c | ||
system_time.c |