alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-10-05 20:47:46 -04:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity
13,208 Commits 20 Branches 148 Tags 384 MiB
a1f743772f
Commit Graph

370 Commits

Author SHA1 Message Date
Jiang Jiang Jian
d3f11b1e9d Merge branch 'bugfix/fix_uart_set_rx_timeout_feature_v41' into 'release/v4.1' 
Bugfix/fix uart set rx timeout feature (backport v4.1)

See merge request espressif/esp-idf!11538
 2021-05-10 03:41:08 +00:00
Alex Lisitsyn
538117a904 Bugfix/fix uart set rx timeout feature (backport v4.1) 2021-05-10 11:41:02 +08:00
Li Shuai
f417181e62 deep sleep: optimize sleep current in wifi softap mode 2021-04-29 14:14:15 +08:00
Marius Vikhammer
02ce0744f0 rtc: increase CI acceptance range for calc 8M test 2021-04-09 15:06:37 +08:00
Michael (XIAO Xufeng)
c10fd0edb2 Merge branch 'bugfix/uart_read_o2_v4.1' into 'release/v4.1' 
hal: workaround for UART FIFO read on ESP32 with -O2 optimization (backport v4.1)

See merge request espressif/esp-idf!12660
 2021-03-22 07:41:40 +00:00
Jiang Jiang Jian
b8c1824e37 Merge branch 'bugfix/spiram_reserve_size_pr5373_v4.1' into 'release/v4.1' 
SPIRAM reserved memory size fixes (v4.1)

See merge request espressif/esp-idf!11517
 2021-03-22 04:33:53 +00:00
Omar Chebib
8db219c292 hal: workaround for UART FIFO read on ESP32 with -O2 optimization 2021-03-09 14:18:28 +08:00
Darian Leung
c2afe02507 CAN: Fix BRP field initialization onf ESP32 ECO3 
This commit zero initializes the brp_div field on ESP32 ECO3
to prevent incorrect timing configuration.
 2021-03-09 08:47:58 +08:00
Darian Leung
5311a60af2 CAN: Simplify caps header 
This commit simplifies the defines made in the _caps.h header. Kconfig
option dependencies were moved into the LL, and the check for a
valid BRP has bee simplified.
 2021-03-09 08:47:57 +08:00
Angus Gratton
42b126e4dd Merge branch 'bugfix/sign_compare_warning_in_soc_component' into 'release/v4.1' 
fix sign compare warning in soc component

See merge request espressif/esp-idf!11434
 2021-02-09 11:05:12 +08:00
morris
e85a444cd0 mcpwm: fix wrong capture edge 2021-02-06 21:45:51 +08:00
Cao Sen Miao
cabe0a44b7 adc_i2s: solve the i2s_adc issue when using wifi 2020-12-15 20:57:02 +08:00
negativekelvin
161569e3f9 Fix reserved psram region 
Closes https://github.com/espressif/esp-idf/pull/5373

Closes https://github.com/espressif/esp-idf/issues/5821
 2020-12-08 17:43:49 +11:00
morris
ec2817a285 soc: fix comparison error in soc component 
Closes https://github.com/espressif/esp-idf/issues/6120
 2020-12-02 12:23:17 +08:00
Alex Lisitsyn
40636d6a49 uart: fix uart_ll_is_tx_idle to inline into handler correctly when opt for size 
Closes https://github.com/espressif/esp-idf/issues/5694
 2020-11-23 12:16:57 +08:00
Michael (XIAO Xufeng)
ab1f6299ff Merge branch 'bugfix/fix_uart_module_enable_issue_v4.1' into 'release/v4.1' 
Bugfix (uart):  fix uart module reset issue (release/v4.1)

See merge request espressif/esp-idf!8592
 2020-11-05 10:32:28 +08:00
houwenxiang
eda943b7c5 driver(uart): fix uart module reset issue (release/v4.1) 
On ESP32, due to fifo reset issue, UART2 will work incorrectly if reset the fifo of UART1(TX fifo and RX fifo). The software can workaround the RX fifo reset issue,

  while the TX fifo reset issue can not. When UART2 is used and UART1 is used as the log output port, a software reset can reproduce this issue. So we should reset the UART memory

  before the software reset to solve this problem.
 2020-11-04 18:41:43 +08:00
morris
353826cacc rmt: fix RMT data trancate issue 
Closes https://github.com/espressif/esp-idf/issues/5992
 2020-10-27 19:43:11 +08:00
Michael (XIAO Xufeng)
214cc69fc1 Merge branch 'bugfix/spi_master_multiple_dev_with_diff_cs_lvl_4.1' into 'release/v4.1' 
spi_master: correctly set cs polarity (4.1)

See merge request espressif/esp-idf!10392
 2020-09-21 10:19:33 +08:00
Michael (XIAO Xufeng)
edb19cd748 Merge branch 'bugfix/fix_rtcio_adc_driver_for_esp32' into 'release/v4.1' 
rtc(adc/rtcio): fix adc rtcio driver for esp32

See merge request espressif/esp-idf!8347
 2020-09-14 10:57:26 +08:00
Wielebny666
67d7fad764 spi_master: correctly set cs polarity 
All devices must be added to the same spi line before use.
 2020-09-10 14:48:37 +08:00
David Čermák
b72ab0b1f8 Merge branch 'bugfix/ethernet_handle_early_rx_interrupt_v4.1' into 'release/v4.1' 
Bugfix/ethernet handle early rx interrupt (v4.1)

See merge request espressif/esp-idf!10099
 2020-08-31 14:34:36 +08:00
fuzhibo
72f43489a5 rtc(adc/rtcio): fix adc rtcio driver for esp32 2020-08-31 03:19:58 +00:00
Michael (XIAO Xufeng)
fc1f1902a8 Merge branch 'bugfix/gpio_hold_function_for_esp32' into 'release/v4.1' 
Bugfix/gpio hold function for esp32 (backport v4.1)

See merge request espressif/esp-idf!9175
 2020-08-21 18:50:23 +08:00
Michael (XIAO Xufeng)
c83a8c4cc7 Merge branch 'bugfix/fix_fifo_cnt_bug_v4.1' into 'release/v4.1' 
bugfix(uart): fix esp32 fifo_cnt bug(backport v4.1)

See merge request espressif/esp-idf!9040
 2020-08-20 19:13:57 +08:00
Michael (XIAO Xufeng)
000c0b4b8a Merge branch 'bugfix/fix_adc_dac_conflict_backportv4.1' into 'release/v4.1' 
Driver(adc): Disable the synchronization operation function of ADC1 and DAC (backport v4.1)

See merge request espressif/esp-idf!9361
 2020-08-20 19:12:35 +08:00
Michael (XIAO Xufeng)
6e148c0051 Merge branch 'bugfix/esp_flash_write_performance_regression_4.1' into 'release/v4.1' 
esp_flash: fix the write performance regression (Backport v4.1)

See merge request espressif/esp-idf!8800
 2020-08-20 19:09:59 +08:00
morris
221e89cf59 ethernet: set DMA owner after all descriptors have configured 2020-08-20 10:54:50 +08:00
morris
f5dde8b17e ethernet: handle early rx interrupt 2020-08-20 10:54:49 +08:00
fuzhibo
4fc12259dd Driver(adc): Disable the synchronization operation function of ADC1 and DAC 
Closes IDF-1585
 2020-08-14 06:49:35 +00:00
Darian Leung
550ed39ea3 CAN: Fix size of RX msg count field on the esp32 
This commit fixes the size of the RX message count register field
on the esp32.
 2020-07-30 23:59:42 +08:00
fuzhibo
c711a048bb driver(gpio): Solve gpio hold problems caused by code refactoring. 
Closes https://github.com/espressif/esp-idf/issues/4600
 2020-06-28 14:12:29 +00:00
xiongyu
cf3b2df4a4 bugfix(uart): fix esp32 fifo_cnt bug 
When using DPort to read fifo, fifo_cnt is not credible, we need to calculate the real cnt based on the fifo read and write pointer. When using AHB to read FIFO, we can use fifo_cnt to indicate the data length in fifo.
 2020-06-16 14:48:02 +08:00
Michael (XIAO Xufeng)
d2666545d1 spi: simplify the caps header 2020-05-27 15:09:50 +08:00
morris
5b516b107a timer_group: update hal api && fix intr_enable 
timer group interrupt enable is controled by level_int_ena instead of int_ena

Closes https://github.com/espressif/esp-idf/issues/5103
 2020-04-29 12:19:25 +08:00
espressif
7d934dafb8 mcpwm: fix the issue of wrong period (backport v4.1) 2020-04-24 21:10:14 +08:00
Angus Gratton
32756b165e bootloader: Add fault injection resistance to Secure Boot bootloader verification 
Goal is that multiple faults would be required to bypass a boot-time signature check.

- Also strengthens some address range checks for safe app memory addresses
- Change pre-enable logic to also check the bootloader signature before enabling SBV2 on ESP32

Add some additional checks for invalid sections:

- Sections only partially in DRAM or IRAM are invalid
- If a section is in D/IRAM, allow the possibility only some is in D/IRAM
- Only pass sections that are entirely in the same type of RTC memory region
 2020-03-06 01:16:04 +05:30
morris
bd8baba0dc rmt: fix missing 0x in rmt_ll.h 
Closes https://github.com/espressif/esp-idf/issues/4760
 2020-02-18 10:54:03 +08:00
Xia Xiaotian
317f0d496a soc: clear PHY status when cpu start 2020-02-13 14:25:32 +08:00
Angus Gratton
c7738f24fc Merge branch 'bugfix/ledc_driver_enums' into 'master' 
driver: Avoid possible accidental mismatch between ledc_clk_src_t & ledc_clk_cfg_t enum

See merge request espressif/esp-idf!7021
 2020-01-10 15:34:43 +08:00
Darian Leung
a049e02d96 can: Refactor CAN to use HAL and LowLevel layers 
The following commit refactors the CAN driver such that
it is split into HAL and Lowlevel layers. The following
changes have also been made:

- Added bit field members to can_message_t as alternative
  to message flags. Updated examples and docs accordingly
- Register field names and fields of can_dev_t updated
 2020-01-09 16:13:51 +08:00
michael
f676a3b190 driver, soc: update multichip support headers 2020-01-06 17:13:54 +08:00
Ivan Grokhotkov
52f8aa2adb Merge branch 'feature/heap_non_os_build' into 'master' 
heap: make compatible with non-OS builds, remove target dependence

Closes IDF-1236

See merge request espressif/esp-idf!7051
 2020-01-03 17:12:51 +08:00
Ivan Grokhotkov
d9534b3d6a soc: fix backtraces containing ROM functions 
esp_ptr_executable would return false for pointers to ROM, which would
interrupt the backtrace. This makes ROM ranges recognized as
executable.
 2020-01-02 18:42:46 +01:00
Ivan Grokhotkov
4bbfa6e494 Merge branch 'feature/soc_ledc_caps' into 'master' 
soc: add ledc_caps.h, replace target-based ifdefs with caps-based

See merge request espressif/esp-idf!6858
 2019-12-30 18:47:11 +08:00
Ivan Grokhotkov
e4d45608d3 soc: add ledc_caps.h, replace target-based ifdefs with caps-based 2019-12-28 20:33:21 +00:00
Ivan Grokhotkov
3285ed116d heap: make compatible with non-OS builds, remove target dependence 2019-12-27 12:40:06 +01:00
morris
7baf7ce273 ethernet: optimise tx and rx 2019-12-24 11:18:31 +08:00
michael
11fa11000f spi: re-enable the unit tests for esp32s2beta 2019-12-23 10:22:59 +08:00
Mahavir Jain
e8db1c4da0 Merge branch 'feature/enable_i2s_tests_on_esp32s2beta' into 'master' 
Enable i2s and freertos test/s on esp32s2beta

See merge request espressif/esp-idf!6790
 2019-12-18 17:51:54 +08:00