Angus Gratton
|
3ee4370578
|
esp32s2 riscv ulp: Ensure reset vector is always at offset 0x0
Previous linker script relied on nothing else using the .text section
As reported at https://esp32.com/viewtopic.php?f=2&t=20734&p=75997
|
2021-05-06 09:25:32 +10:00 |
|
fuzhibo
|
357b64fd2c
|
bugfix: add .rodata section for riscv ulp for esp32s2
|
2021-04-12 14:29:13 +08:00 |
|
Angus Gratton
|
66fb5a29bb
|
Whitespace: Automated whitespace fixes (large commit)
Apply the pre-commit hook whitespace fixes to all files in the repo.
(Line endings, blank lines at end of file, trailing whitespace)
|
2020-11-11 07:36:35 +00:00 |
|
Felipe Neves
|
b6dba84323
|
ulp: added support to building code for riscv ULP coprocessor
|
2020-07-15 15:28:49 -03:00 |
|
Dmitry
|
1518c410bc
|
A switch between esp32 and esp32s2betta added to the ULP build process.
The new bin utils will have extension esp32s2ulp-elf, and they have to be placed to the bin directory.
|
2019-11-22 09:03:13 +03:00 |
|
Roland Dobai
|
0ae53691ba
|
Rename Kconfig options (components/esp32)
|
2019-05-21 09:09:01 +02:00 |
|
Dmitry Yakovlev
|
a6e4e89592
|
ulp: add build system integration and example
|
2017-03-27 12:41:00 +08:00 |
|