mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
feat(system): Enables test_ipc_isr_riscv for ESP32-P4
This commit is contained in:
parent
599c14d8f0
commit
f555812975
@ -118,10 +118,6 @@ examples/system/ipc/ipc_isr/riscv:
|
||||
enable:
|
||||
- if: IDF_TARGET_ARCH_RISCV == 1 and ESP_IPC_ISR_ENABLE == 1
|
||||
reason: The test is intended only for multi-core chips
|
||||
disable_test:
|
||||
- if: IDF_TARGET == "esp32p4"
|
||||
temporary: true
|
||||
reason: lack of runners
|
||||
depends_components:
|
||||
- esp_system
|
||||
|
||||
|
@ -1,4 +1,4 @@
|
||||
# SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
|
||||
# SPDX-FileCopyrightText: 2023-2024 Espressif Systems (Shanghai) CO LTD
|
||||
# SPDX-License-Identifier: CC0-1.0
|
||||
import pytest
|
||||
from pytest_embedded import Dut
|
||||
@ -6,15 +6,14 @@ from pytest_embedded import Dut
|
||||
|
||||
@pytest.mark.esp32p4
|
||||
@pytest.mark.generic
|
||||
@pytest.mark.temp_skip_ci(targets=['esp32p4'], reason='lack of runner')
|
||||
def test_ipc_isr_riscv(dut: Dut) -> None:
|
||||
dut.expect_exact('example: Start')
|
||||
dut.expect_exact('example: MSTATUS = 0x3880')
|
||||
dut.expect_exact('example: MSTATUS = 0x11880')
|
||||
dut.expect_exact('example: in[0] = 0x1')
|
||||
dut.expect_exact('example: in[1] = 0x2')
|
||||
dut.expect_exact('example: in[2] = 0x3')
|
||||
dut.expect_exact('example: out[0] = (in[0] | in[1] | in[2]) = 0x3')
|
||||
dut.expect_exact('example: out[1] = (in[0] + in[1] + in[2]) = 0x6')
|
||||
dut.expect_exact('example: out[2] = MCAUSE of other cpu = 0xb800002c')
|
||||
dut.expect_exact('example: out[3] = MSTATUS of other cpu = 0x3880')
|
||||
dut.expect_exact('example: out[3] = MSTATUS of other cpu = 0x11880')
|
||||
dut.expect_exact('example: End')
|
||||
|
Loading…
Reference in New Issue
Block a user