alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-10-05 20:47:46 -04:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

fix(hal): updated naming style for power up and down api for mpi peripheral

Browse Source 
This commit updated APIs' naming style to ensure consistency throughout
all other peripherals.
This commit is contained in:
nilesh.kale 2024-06-24 12:29:58 +05:30
parent 638f5042d1
commit 469942225b
9 changed files with 18 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
components/hal/esp32/include/hal/mpi_ll.h
View File

@ -61,12 +61,12 @@ static inline size_t mpi_ll_calculate_hardware_words(size_t words)
return (words + 0xF) & ~0xF;
}
static inline void mpi_ll_clear_power_control_bit(void)
static inline void mpi_ll_power_up(void)
{
DPORT_REG_CLR_BIT(DPORT_RSA_PD_CTRL_REG, DPORT_RSA_PD);
}
static inline void mpi_ll_set_power_control_bit(void)
static inline void mpi_ll_power_down(void)
{
DPORT_REG_SET_BIT(DPORT_RSA_PD_CTRL_REG, DPORT_RSA_PD);
}

4
components/hal/esp32c3/include/hal/mpi_ll.h
View File

@ -55,12 +55,12 @@ static inline size_t mpi_ll_calculate_hardware_words(size_t words)
return words;
}
static inline void mpi_ll_clear_power_control_bit(void)
static inline void mpi_ll_power_up(void)
{
REG_CLR_BIT(SYSTEM_RSA_PD_CTRL_REG, SYSTEM_RSA_MEM_PD);
}
static inline void mpi_ll_set_power_control_bit(void)
static inline void mpi_ll_power_down(void)
{
REG_SET_BIT(SYSTEM_RSA_PD_CTRL_REG, SYSTEM_RSA_MEM_PD);
}

4
components/hal/esp32c5/include/hal/mpi_ll.h
View File

@ -49,14 +49,14 @@ static inline size_t mpi_ll_calculate_hardware_words(size_t words)
return words;
}
static inline void mpi_ll_clear_power_control_bit(void)
static inline void mpi_ll_power_up(void)
{
/* Power up the MPI peripheral (default is power-down state) */
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_PD);
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_FORCE_PD);
}
static inline void mpi_ll_set_power_control_bit(void)
static inline void mpi_ll_power_down(void)
{
/* Power down the MPI peripheral */
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_FORCE_PU);

4
components/hal/esp32c6/include/hal/mpi_ll.h
View File

@ -47,14 +47,14 @@ static inline size_t mpi_ll_calculate_hardware_words(size_t words)
return words;
}
static inline void mpi_ll_clear_power_control_bit(void)
static inline void mpi_ll_power_up(void)
{
/* Power up the MPI peripheral */
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_PD);
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_FORCE_PD);
}
static inline void mpi_ll_set_power_control_bit(void)
static inline void mpi_ll_power_down(void)
{
/* Power down the MPI peripheral */
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_FORCE_PU);

4
components/hal/esp32h2/include/hal/mpi_ll.h
View File

@ -48,14 +48,14 @@ static inline size_t mpi_ll_calculate_hardware_words(size_t words)
return words;
}
static inline void mpi_ll_clear_power_control_bit(void)
static inline void mpi_ll_power_up(void)
{
/* Power up the MPI peripheral */
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_PD);
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_FORCE_PD);
}
static inline void mpi_ll_set_power_control_bit(void)
static inline void mpi_ll_power_down(void)
{
/* Power down the MPI peripheral */
REG_CLR_BIT(PCR_RSA_PD_CTRL_REG, PCR_RSA_MEM_FORCE_PU);

4
components/hal/esp32p4/include/hal/mpi_ll.h
View File

@ -56,11 +56,11 @@ static inline size_t mpi_ll_calculate_hardware_words(size_t words)
}
// No need to initialize Power Control Registers in case of ESP32-P4
static inline void mpi_ll_clear_power_control_bit(void)
static inline void mpi_ll_power_up(void)
{
}
static inline void mpi_ll_set_power_control_bit(void)
static inline void mpi_ll_power_down(void)
{
}

4
components/hal/esp32s2/include/hal/mpi_ll.h
View File

@ -58,12 +58,12 @@ static inline size_t mpi_ll_calculate_hardware_words(size_t words)
return words;
}
static inline void mpi_ll_clear_power_control_bit(void)
static inline void mpi_ll_power_up(void)
{
REG_CLR_BIT(DPORT_RSA_PD_CTRL_REG, DPORT_RSA_MEM_PD);
}
static inline void mpi_ll_set_power_control_bit(void)
static inline void mpi_ll_power_down(void)
{
REG_SET_BIT(DPORT_RSA_PD_CTRL_REG, DPORT_RSA_PD);
}

4
components/hal/esp32s3/include/hal/mpi_ll.h
View File

@ -55,12 +55,12 @@ static inline size_t mpi_ll_calculate_hardware_words(size_t words)
return words;
}
static inline void mpi_ll_clear_power_control_bit(void)
static inline void mpi_ll_power_up(void)
{
REG_CLR_BIT(SYSTEM_RSA_PD_CTRL_REG, SYSTEM_RSA_MEM_PD);
}
static inline void mpi_ll_set_power_control_bit(void)
static inline void mpi_ll_power_down(void)
{
REG_SET_BIT(SYSTEM_RSA_PD_CTRL_REG, SYSTEM_RSA_MEM_PD);
}

4
components/hal/mpi_hal.c
View File

@ -15,7 +15,7 @@ size_t mpi_hal_calc_hardware_words(size_t words)
void mpi_hal_enable_hardware_hw_op(void)
{
mpi_ll_clear_power_control_bit();
mpi_ll_power_up();
while (mpi_ll_check_memory_init_complete()) {
}
// Note: from enabling RSA clock to here takes about 1.3us
@ -27,7 +27,7 @@ void mpi_hal_enable_hardware_hw_op(void)
void mpi_hal_disable_hardware_hw_op(void)
{
mpi_ll_set_power_control_bit();
mpi_ll_power_down();
}
void mpi_hal_interrupt_enable(bool enable)