alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-09-20 10:46:02 -04:00
Code Issues Actions 3 Packages Projects Releases Wiki Activity

clk_gate_ll: fix issue with DS peripheral clk reset

Browse Source 
In ESP32-C6, every peripheral reset enable bit is in different register
(unlike some of the previous SoCs) and hence they must be handled with
multiple register write operations.

This allows AES, MPI peripherals to works correctly after DS peripheral
has done some operations.
This commit is contained in:
Mahavir Jain 2023-02-09 17:15:22 +05:30
parent f790fe0e1f
commit 06def61fe8
No known key found for this signature in database
GPG Key ID: 99324EF4A00734E0
1 changed files with 16 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

37
components/hal/esp32c6/include/hal/clk_gate_ll.h
View File

@ -139,29 +139,24 @@ static inline uint32_t periph_ll_get_rst_en_mask(periph_module_t periph, bool en
case PERIPH_TEMPSENSOR_MODULE:
return PCR_TSENS_RST_EN;
case PERIPH_AES_MODULE:
if (enable == true) {
// Clear reset on digital signature, otherwise AES unit is held in reset also.
return (PCR_AES_RST_EN | PCR_DS_RST_EN);
} else {
//Don't return other units to reset, as this pulls reset on RSA & SHA units, respectively.
return PCR_AES_RST_EN;
}
if (enable == true) {
// Clear reset on digital signature, otherwise AES unit is held in reset
DPORT_CLEAR_PERI_REG_MASK(PCR_DS_CONF_REG, PCR_DS_RST_EN);
}
return PCR_AES_RST_EN;
case PERIPH_SHA_MODULE:
if (enable == true) {
// Clear reset on digital signature and HMAC, otherwise SHA is held in reset
return (PCR_SHA_RST_EN | PCR_DS_RST_EN | PCR_HMAC_RST_EN);
} else {
// Don't assert reset on secure boot, otherwise AES is held in reset
return PCR_SHA_RST_EN;
}
if (enable == true) {
// Clear reset on digital signature and HMAC, otherwise SHA is held in reset
DPORT_CLEAR_PERI_REG_MASK(PCR_DS_CONF_REG, PCR_DS_RST_EN);
DPORT_CLEAR_PERI_REG_MASK(PCR_HMAC_CONF_REG, PCR_HMAC_RST_EN);
}
return PCR_SHA_RST_EN;
case PERIPH_RSA_MODULE:
if (enable == true) {
/* also clear reset on digital signature, otherwise RSA is held in reset */
return (PCR_RSA_RST_EN | PCR_DS_RST_EN);
} else {
/* don't reset digital signature unit, as this resets AES also */
return PCR_RSA_RST_EN;
}
if (enable == true) {
// Clear reset on digital signature, otherwise RSA is held in reset
DPORT_CLEAR_PERI_REG_MASK(PCR_DS_CONF_REG, PCR_DS_RST_EN);
}
return PCR_RSA_RST_EN;
case PERIPH_HMAC_MODULE:
return PCR_HMAC_RST_EN;
case PERIPH_DS_MODULE: