2024-03-13 06:56:16 -04:00
|
|
|
/*
|
2024-04-01 08:53:49 -04:00
|
|
|
* SPDX-FileCopyrightText: 2024 Espressif Systems (Shanghai) CO LTD
|
2024-03-13 06:56:16 -04:00
|
|
|
*
|
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
*/
|
2024-04-01 08:53:49 -04:00
|
|
|
/* ROM function interface esp32c5.rom.phy.ld for esp32c5
|
2024-03-13 06:56:16 -04:00
|
|
|
*
|
|
|
|
|
*
|
2024-04-01 08:53:49 -04:00
|
|
|
* Generated from ./target/esp32c5/interface-esp32c5.yml md5sum f5c146321f24f88ad1f27234da5aed11
|
2024-03-13 06:56:16 -04:00
|
|
|
*
|
|
|
|
|
* Compatible with ROM where ECO version equal or greater to 0.
|
|
|
|
|
*
|
|
|
|
|
* THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/***************************************
|
|
|
|
|
Group rom_phy
|
|
|
|
|
***************************************/
|
|
|
|
|
|
|
|
|
|
/* Functions */
|
2024-04-01 08:53:49 -04:00
|
|
|
phy_param_addr = 0x400010dc;
|
|
|
|
|
chip752_phyrom_version = 0x400010e0;
|
|
|
|
|
chip752_phyrom_version_num = 0x400010e4;
|
|
|
|
|
phy_rate_to_index = 0x400010e8;
|
|
|
|
|
phy_get_target_pwr = 0x400010ec;
|
|
|
|
|
phy_get_max_pwr = 0x400010f0;
|
|
|
|
|
phy_get_pwr_index = 0x400010f4;
|
|
|
|
|
phy_get_rc_dout = 0x400010f8;
|
|
|
|
|
phy_rc_cal = 0x400010fc;
|
|
|
|
|
phy_abs_temp = 0x40001100;
|
|
|
|
|
phy_set_chan_interp = 0x40001104;
|
|
|
|
|
phy_loop_clk_en = 0x40001108;
|
|
|
|
|
phy_get_data_sat = 0x4000110c;
|
|
|
|
|
phy_byte_to_word = 0x40001110;
|
|
|
|
|
phy_get_rx_freq = 0x40001114;
|
|
|
|
|
phy_bb_bss_cbw40 = 0x40001118;
|
|
|
|
|
phy_set_chan_reg = 0x4000111c;
|
|
|
|
|
phy_i2c_master_reset = 0x40001120;
|
|
|
|
|
phy_chan14_mic_enable = 0x40001124;
|
|
|
|
|
phy_chan14_mic_cfg = 0x40001128;
|
|
|
|
|
phy_set_most_tpw = 0x4000112c;
|
|
|
|
|
phy_get_most_tpw = 0x40001130;
|
|
|
|
|
phy_tx_state_out = 0x40001134;
|
|
|
|
|
phy_ant_dft_cfg = 0x40001138;
|
|
|
|
|
phy_ant_wifitx_cfg = 0x4000113c;
|
|
|
|
|
phy_ant_wifirx_cfg = 0x40001140;
|
|
|
|
|
phy_ant_bttx_cfg = 0x40001144;
|
|
|
|
|
phy_ant_btrx_cfg = 0x40001148;
|
|
|
|
|
phy_chan_dump_cfg = 0x4000114c;
|
|
|
|
|
phy_chan_dump_cfg_752 = 0x40001150;
|
|
|
|
|
phy_enable_low_rate = 0x40001154;
|
|
|
|
|
phy_disable_low_rate = 0x40001158;
|
|
|
|
|
phy_is_low_rate_enabled = 0x4000115c;
|
|
|
|
|
phy_dig_reg_backup = 0x40001160;
|
|
|
|
|
phy_chan_filt_set = 0x40001164;
|
|
|
|
|
phy_rx11blr_cfg = 0x40001168;
|
|
|
|
|
phy_set_cca = 0x4000116c;
|
|
|
|
|
phy_set_rx_sense = 0x40001170;
|
|
|
|
|
phy_freq_module_resetn = 0x40001174;
|
|
|
|
|
phy_freq_chan_en_sw = 0x40001178;
|
|
|
|
|
phy_write_chan_freq = 0x4000117c;
|
|
|
|
|
phy_get_freq_mem_param = 0x40001180;
|
|
|
|
|
phy_get_freq_mem_addr = 0x40001184;
|
|
|
|
|
phy_wr_freq_mem = 0x40001188;
|
|
|
|
|
phy_read_rf_freq_mem = 0x4000118c;
|
|
|
|
|
phy_freq_i2c_mem_write = 0x40001190;
|
|
|
|
|
phy_freq_num_get_data = 0x40001194;
|
|
|
|
|
phy_freq_i2c_num_addr = 0x40001198;
|
|
|
|
|
phy_freq_i2c_write_set = 0x4000119c;
|
|
|
|
|
phy_pll_cap_mem_update = 0x400011a0;
|
|
|
|
|
phy_en_hw_set_freq = 0x400011a4;
|
|
|
|
|
phy_dis_hw_set_freq = 0x400011a8;
|
|
|
|
|
phy_wait_freq_set_busy = 0x400011ac;
|
|
|
|
|
phy_i2c_enter_critical_ = 0x400011b0;
|
|
|
|
|
phy_i2c_exit_critical_ = 0x400011b4;
|
|
|
|
|
phy_i2c_clk_sel = 0x400011b8;
|
|
|
|
|
phy_get_i2c_read_mask_ = 0x400011bc;
|
|
|
|
|
phy_get_i2c_mst0_mask = 0x400011c0;
|
|
|
|
|
phy_get_i2c_hostid_ = 0x400011c4;
|
|
|
|
|
phy_chip_i2c_readReg_org = 0x400011c8;
|
|
|
|
|
phy_chip_i2c_readReg = 0x400011cc;
|
|
|
|
|
phy_i2c_paral_set_mst0 = 0x400011d0;
|
|
|
|
|
phy_i2c_paral_set_read = 0x400011d4;
|
|
|
|
|
phy_i2c_paral_read = 0x400011d8;
|
|
|
|
|
phy_i2c_paral_write = 0x400011dc;
|
|
|
|
|
phy_i2c_paral_write_num = 0x400011e0;
|
|
|
|
|
phy_i2c_paral_write_mask = 0x400011e4;
|
|
|
|
|
phy_i2c_readReg = 0x400011e8;
|
|
|
|
|
phy_chip_i2c_writeReg = 0x400011ec;
|
|
|
|
|
phy_i2c_writeReg = 0x400011f0;
|
|
|
|
|
phy_i2c_readReg_Mask = 0x400011f4;
|
|
|
|
|
phy_set_txcap_reg = 0x400011f8;
|
|
|
|
|
phy_i2c_sar2_init_code = 0x400011fc;
|
|
|
|
|
phy_i2c_pkdet_set = 0x40001200;
|
|
|
|
|
phy_filter_dcap_set = 0x40001204;
|
|
|
|
|
phy_i2c_rc_cal_set = 0x40001208;
|
|
|
|
|
phy_ckgen_5g_cal = 0x4000120c;
|
|
|
|
|
phy_ckgen_2g_cal = 0x40001210;
|
|
|
|
|
phy_adc_rate_set = 0x40001214;
|
|
|
|
|
phy_dac_rate_set = 0x40001218;
|
|
|
|
|
phy_encode_i2c_master = 0x4000121c;
|
|
|
|
|
phy_i2c_master_fill = 0x40001220;
|
|
|
|
|
phy_band_reg = 0x40001224;
|
|
|
|
|
phy_open_fe_bb_clk = 0x40001228;
|
|
|
|
|
phy_get_mac_addr = 0x4000122c;
|
|
|
|
|
phy_set_mac_data = 0x40001230;
|
|
|
|
|
phy_rfcal_data_sub = 0x40001234;
|
|
|
|
|
phy_rf_cal_data_recovery = 0x40001238;
|
|
|
|
|
phy_rf_cal_data_backup = 0x4000123c;
|
|
|
|
|
phy_rfcal_data_check = 0x40001240;
|
|
|
|
|
phy_pbus_force_mode = 0x40001244;
|
|
|
|
|
phy_pbus_rd_addr_ = 0x40001248;
|
|
|
|
|
phy_pbus_force_test = 0x4000124c;
|
|
|
|
|
phy_pbus_rd = 0x40001250;
|
|
|
|
|
phy_pbus_debugmode = 0x40001254;
|
|
|
|
|
phy_pbus_workmode = 0x40001258;
|
|
|
|
|
phy_pbus_clear_reg = 0x4000125c;
|
|
|
|
|
phy_pbus_set_rxgain = 0x40001260;
|
|
|
|
|
phy_pbus_set_dco = 0x40001264;
|
|
|
|
|
phy_set_loopback_gain = 0x40001268;
|
|
|
|
|
phy_txcal_debuge_mode_ = 0x4000126c;
|
|
|
|
|
phy_txcal_work_mode = 0x40001270;
|
|
|
|
|
phy_write_pbus_mem = 0x40001274;
|
|
|
|
|
phy_set_pbus_mem_2g = 0x40001278;
|
|
|
|
|
phy_set_pbus_mem_5g = 0x4000127c;
|
|
|
|
|
phy_pbus_reg_store = 0x40001280;
|
|
|
|
|
phy_set_pbus_mem = 0x40001284;
|
|
|
|
|
phy_get_rx_pbus_freq = 0x40001288;
|
|
|
|
|
phy_set_rx_pbus_freq = 0x4000128c;
|
|
|
|
|
phy_pbus_xpd_iq_path = 0x40001290;
|
|
|
|
|
phy_pbus_set_rftx1_5g = 0x40001294;
|
|
|
|
|
phy_pwdet_reg_init = 0x40001298;
|
|
|
|
|
phy_pwdet_sar2_init = 0x4000129c;
|
|
|
|
|
phy_en_pwdet = 0x400012a0;
|
|
|
|
|
phy_get_sar_sig_ref = 0x400012a4;
|
|
|
|
|
phy_pwdet_tone_start = 0x400012a8;
|
|
|
|
|
phy_get_tone_sar_dout = 0x400012ac;
|
|
|
|
|
phy_get_fm_sar_dout = 0x400012b0;
|
|
|
|
|
phy_txtone_linear_pwr = 0x400012b4;
|
|
|
|
|
phy_linear_to_db = 0x400012b8;
|
|
|
|
|
phy_get_power_db = 0x400012bc;
|
|
|
|
|
phy_meas_tone_pwr_db = 0x400012c0;
|
|
|
|
|
phy_pwdet_wait_idle = 0x400012c4;
|
|
|
|
|
phy_pkdet_vol_start = 0x400012c8;
|
|
|
|
|
phy_read_sar_dout = 0x400012cc;
|
|
|
|
|
phy_read_sar2_code = 0x400012d0;
|
|
|
|
|
phy_get_sar2_vol = 0x400012d4;
|
|
|
|
|
phy_get_pkdet_data = 0x400012d8;
|
|
|
|
|
phy_rx_pkdet_dc_cal = 0x400012dc;
|
|
|
|
|
phy_disable_agc = 0x400012e0;
|
|
|
|
|
phy_enable_agc = 0x400012e4;
|
|
|
|
|
phy_disable_cca = 0x400012e8;
|
|
|
|
|
phy_enable_cca = 0x400012ec;
|
|
|
|
|
phy_write_gain_mem = 0x400012f0;
|
|
|
|
|
phy_bb_bss_cbw40_dig = 0x400012f4;
|
|
|
|
|
phy_tx_paon_set = 0x400012f8;
|
|
|
|
|
phy_i2cmst_reg_init = 0x400012fc;
|
|
|
|
|
phy_bt_gain_offset = 0x40001300;
|
|
|
|
|
phy_fe_reg_init = 0x40001304;
|
|
|
|
|
phy_mac_enable_bb = 0x40001308;
|
|
|
|
|
phy_bb_wdg_cfg = 0x4000130c;
|
|
|
|
|
phy_fe_txrx_reset = 0x40001310;
|
|
|
|
|
phy_set_rx_comp_ = 0x40001314;
|
|
|
|
|
phy_agc_max_gain_set = 0x40001318;
|
|
|
|
|
phy_agc_reg_init = 0x4000131c;
|
|
|
|
|
phy_bb_reg_init = 0x40001320;
|
|
|
|
|
phy_open_i2c_xpd = 0x40001324;
|
|
|
|
|
phy_force_txrx_off = 0x40001328;
|
|
|
|
|
phy_txiq_set_reg = 0x4000132c;
|
|
|
|
|
phy_rxiq_set_reg = 0x40001330;
|
|
|
|
|
phy_rx_gain_force = 0x40001334;
|
|
|
|
|
phy_set_txclk_en = 0x40001338;
|
|
|
|
|
phy_set_rxclk_en = 0x4000133c;
|
|
|
|
|
phy_start_tx_tone_step = 0x40001340;
|
|
|
|
|
phy_stop_tx_tone = 0x40001344;
|
|
|
|
|
phy_bb_wdg_test_en = 0x40001348;
|
|
|
|
|
phy_noise_floor_auto_set = 0x4000134c;
|
|
|
|
|
phy_read_hw_noisefloor = 0x40001350;
|
|
|
|
|
phy_iq_corr_enable = 0x40001354;
|
|
|
|
|
phy_wifi_agc_sat_gain = 0x40001358;
|
|
|
|
|
phy_bbpll_cal = 0x4000135c;
|
|
|
|
|
phy_ant_init = 0x40001360;
|
|
|
|
|
phy_wifi_fbw_sel = 0x40001364;
|
|
|
|
|
phy_bt_filter_reg = 0x40001368;
|
|
|
|
|
phy_rx_sense_set = 0x4000136c;
|
|
|
|
|
phy_tx_state_set = 0x40001370;
|
|
|
|
|
phy_close_pa = 0x40001374;
|
|
|
|
|
phy_freq_correct = 0x40001378;
|
|
|
|
|
phy_set_pbus_reg = 0x4000137c;
|
|
|
|
|
phy_wifi_rifs_mode_en = 0x40001380;
|
|
|
|
|
phy_rfagc_disable = 0x40001384;
|
|
|
|
|
phy_pkdadc_set = 0x40001388;
|
|
|
|
|
phy_nrx_freq_set = 0x4000138c;
|
|
|
|
|
phy_fe_adc_on = 0x40001390;
|
|
|
|
|
phy_force_pwr_index = 0x40001394;
|
|
|
|
|
phy_fft_scale_force = 0x40001398;
|
|
|
|
|
phy_force_rx_gain = 0x4000139c;
|
|
|
|
|
phy_wifi_enable_set = 0x400013a0;
|
|
|
|
|
phy_bb_cbw_chan_cfg = 0x400013a4;
|
|
|
|
|
phy_vht_support = 0x400013a8;
|
|
|
|
|
phy_csidump_force_lltf_cfg = 0x400013ac;
|
|
|
|
|
phy_hemu_ru26_good_res = 0x400013b0;
|
|
|
|
|
phy_bb_cfo_cfg = 0x400013b4;
|
|
|
|
|
phy_freq_band_reg_set = 0x400013b8;
|
|
|
|
|
phy_set_bb_wdg = 0x400013bc;
|
|
|
|
|
phy_sifs_reg_init = 0x400013c0;
|
|
|
|
|
phy_bbtx_outfilter = 0x400013c4;
|
|
|
|
|
phy_bb_wdt_rst_enable = 0x400013c8;
|
|
|
|
|
phy_bb_wdt_int_enable = 0x400013cc;
|
|
|
|
|
phy_bb_wdt_timeout_clear = 0x400013d0;
|
|
|
|
|
phy_bb_wdt_get_status = 0x400013d4;
|
|
|
|
|
phy_freq_to_chan = 0x400013d8;
|
|
|
|
|
phy_chan_to_freq = 0x400013dc;
|
|
|
|
|
phy_freq_to_index = 0x400013e0;
|
|
|
|
|
phy_iq_est_enable = 0x400013e4;
|
|
|
|
|
phy_iq_est_disable = 0x400013e8;
|
|
|
|
|
phy_dc_iq_est = 0x400013ec;
|
|
|
|
|
phy_set_cal_rxdc = 0x400013f0;
|
|
|
|
|
phy_rxiq_get_mis = 0x400013f4;
|
|
|
|
|
phy_rxiq_cover_mg_mp = 0x400013f8;
|
|
|
|
|
phy_rfcal_rxiq = 0x400013fc;
|
|
|
|
|
phy_get_rfcal_rxiq_data = 0x40001400;
|
|
|
|
|
phy_get_dco_comp = 0x40001404;
|
|
|
|
|
phy_pbus_rx_dco_cal = 0x40001408;
|
|
|
|
|
phy_rxdc_est_min = 0x4000140c;
|
|
|
|
|
phy_rx_dco_cal_1step = 0x40001410;
|
|
|
|
|
phy_set_lb_txiq = 0x40001414;
|
|
|
|
|
phy_rxiq_opt = 0x40001418;
|
|
|
|
|
phy_set_rx_gain_cal_iq = 0x4000141c;
|
|
|
|
|
phy_set_rx_gain_cal_dc = 0x40001420;
|
|
|
|
|
phy_spur_reg_write = 0x40001424;
|
|
|
|
|
phy_spur_cal = 0x40001428;
|
|
|
|
|
phy_spur_coef_cfg = 0x4000142c;
|
|
|
|
|
phy_bb_gain_index = 0x40001430;
|
|
|
|
|
phy_rfrx_gain_index = 0x40001434;
|
|
|
|
|
phy_gen_rx_gain_table = 0x40001438;
|
|
|
|
|
phy_get_rxbb_dc = 0x4000143c;
|
|
|
|
|
phy_wr_rx_gain_mem = 0x40001440;
|
|
|
|
|
phy_set_tsens_power_ = 0x40001444;
|
|
|
|
|
phy_get_tsens_value_ = 0x40001448;
|
|
|
|
|
phy_tsens_read_init = 0x4000144c;
|
|
|
|
|
phy_code_to_temp = 0x40001450;
|
|
|
|
|
phy_tsens_dac_to_index = 0x40001454;
|
|
|
|
|
phy_tsens_dac_cal = 0x40001458;
|
|
|
|
|
phy_tsens_code_read = 0x4000145c;
|
|
|
|
|
phy_tsens_temp_read = 0x40001460;
|
|
|
|
|
phy_tsens_temp_read_local = 0x40001464;
|
|
|
|
|
phy_temp_to_power_ = 0x40001468;
|
|
|
|
|
phy_bt_txdc_cal = 0x4000146c;
|
|
|
|
|
phy_bt_txiq_cal = 0x40001470;
|
|
|
|
|
phy_txdc_cal = 0x40001474;
|
|
|
|
|
phy_txdc_cal_pwdet = 0x40001478;
|
|
|
|
|
phy_txiq_get_mis_pwr = 0x4000147c;
|
|
|
|
|
phy_txiq_cover = 0x40001480;
|
|
|
|
|
phy_rfcal_txiq = 0x40001484;
|
|
|
|
|
phy_get_power_atten = 0x40001488;
|
|
|
|
|
phy_pwdet_ref_code = 0x4000148c;
|
|
|
|
|
phy_pwdet_code_cal = 0x40001490;
|
|
|
|
|
phy_rfcal_txcap = 0x40001494;
|
|
|
|
|
phy_txcap_setting = 0x40001498;
|
|
|
|
|
phy_get_cal_chan = 0x4000149c;
|
|
|
|
|
phy_get_chan_cal_index = 0x400014a0;
|
|
|
|
|
phy_get_chan_cap = 0x400014a4;
|
|
|
|
|
phy_freq_to_mbgain = 0x400014a8;
|
|
|
|
|
phy_rfcal_pwrctrl = 0x400014ac;
|
|
|
|
|
phy_get_pwdet_offset_ = 0x400014b0;
|
|
|
|
|
phy_tx_pwctrl_init_cal = 0x400014b4;
|
|
|
|
|
phy_tx_pwctrl_init = 0x400014b8;
|
|
|
|
|
phy_bt_tx_pwctrl_init = 0x400014bc;
|
|
|
|
|
phy_txbbgain_to_index = 0x400014c0;
|
|
|
|
|
phy_index_to_txbbgain = 0x400014c4;
|
|
|
|
|
phy_bt_get_tx_gain = 0x400014c8;
|
|
|
|
|
phy_dig_gain_check = 0x400014cc;
|
|
|
|
|
phy_wifi_get_tx_gain = 0x400014d0;
|
|
|
|
|
phy_wifi_11g_rate_chg = 0x400014d4;
|
|
|
|
|
phy_bt_chan_pwr_interp = 0x400014d8;
|
|
|
|
|
phy_set_tx_gain_mem = 0x400014dc;
|
|
|
|
|
phy_get_rate_fcc_index = 0x400014e0;
|
|
|
|
|
phy_get_chan_target_power = 0x400014e4;
|
|
|
|
|
phy_get_tx_gain_value = 0x400014e8;
|
|
|
|
|
phy_wifi_get_target_power = 0x400014ec;
|
|
|
|
|
phy_wifi_get_tx_tab_ = 0x400014f0;
|
|
|
|
|
phy_wifi_set_tx_gain = 0x400014f4;
|
|
|
|
|
phy_bt_get_tx_tab_ = 0x400014f8;
|
|
|
|
|
phy_bt_set_tx_gain = 0x400014fc;
|
|
|
|
|
phy_bt_tx_gain_init = 0x40001500;
|
2024-07-02 09:47:19 -04:00
|
|
|
phy_pbus_xpd_rx_off = 0x40002518;
|
|
|
|
|
phy_i2c_writeReg_Mask = 0x4000787e;
|
|
|
|
|
phy_pbus_xpd_rx_on = 0x40002628;
|
|
|
|
|
phy_pbus_xpd_tx_on = 0x4000274c;
|
2024-03-13 06:56:16 -04:00
|
|
|
/* Data (.data, .bss, .rodata) */
|
2024-07-02 09:47:19 -04:00
|
|
|
phy_rom_phyFuns = 0x4085fb80;
|
2024-04-01 08:53:49 -04:00
|
|
|
phy_param_rom = 0x4085fc70;
|
