2022-11-21 03:36:02 -05:00
|
|
|
/*
|
2024-03-05 23:29:10 -05:00
|
|
|
* SPDX-FileCopyrightText: 2015-2024 Espressif Systems (Shanghai) CO LTD
|
2022-11-21 03:36:02 -05:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
#include <stddef.h>
|
|
|
|
#include <stdlib.h>
|
|
|
|
#include <stdio.h>
|
|
|
|
#include <string.h>
|
|
|
|
|
|
|
|
#include "esp_random.h"
|
|
|
|
#include "esp_heap_caps.h"
|
|
|
|
#include "esp_heap_caps_init.h"
|
|
|
|
#include <esp_mac.h>
|
|
|
|
|
|
|
|
#include "sdkconfig.h"
|
|
|
|
|
2024-06-20 07:12:06 -04:00
|
|
|
#if CONFIG_BT_NIMBLE_ENABLED
|
2022-11-21 03:36:02 -05:00
|
|
|
#include "nimble/nimble_port.h"
|
2024-06-20 07:12:06 -04:00
|
|
|
#endif // CONFIG_BT_NIMBLE_ENABLED
|
2022-11-21 03:36:02 -05:00
|
|
|
#include "nimble/nimble_port_freertos.h"
|
|
|
|
#include "esp_private/esp_modem_clock.h"
|
|
|
|
|
|
|
|
#ifdef ESP_PLATFORM
|
|
|
|
#include "esp_log.h"
|
|
|
|
#endif // ESP_PLATFORM
|
|
|
|
|
|
|
|
#if CONFIG_SW_COEXIST_ENABLE
|
2023-08-09 05:41:27 -04:00
|
|
|
#include "private/esp_coexist_internal.h"
|
2022-11-21 03:36:02 -05:00
|
|
|
#endif // CONFIG_SW_COEXIST_ENABLE
|
|
|
|
|
|
|
|
#include "nimble/nimble_npl_os.h"
|
2024-07-04 09:14:14 -04:00
|
|
|
#include "esp_hci_transport.h"
|
2022-11-21 03:36:02 -05:00
|
|
|
#include "os/endian.h"
|
|
|
|
|
|
|
|
#include "esp_bt.h"
|
|
|
|
#include "esp_intr_alloc.h"
|
|
|
|
#include "esp_sleep.h"
|
|
|
|
#include "esp_pm.h"
|
|
|
|
#include "esp_phy_init.h"
|
|
|
|
#include "esp_private/periph_ctrl.h"
|
|
|
|
#include "bt_osi_mem.h"
|
|
|
|
|
2023-09-01 04:46:29 -04:00
|
|
|
#if SOC_PM_RETENTION_HAS_CLOCK_BUG
|
2023-06-15 22:23:52 -04:00
|
|
|
#include "esp_private/sleep_retention.h"
|
2023-09-01 04:46:29 -04:00
|
|
|
#endif // SOC_PM_RETENTION_HAS_CLOCK_BUG
|
|
|
|
|
|
|
|
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
|
|
|
#include "esp_private/sleep_modem.h"
|
|
|
|
#endif // CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
2023-06-15 22:23:52 -04:00
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
#include "freertos/FreeRTOS.h"
|
|
|
|
#include "freertos/task.h"
|
|
|
|
|
|
|
|
#include "esp_private/periph_ctrl.h"
|
|
|
|
#include "esp_sleep.h"
|
|
|
|
|
2023-04-25 22:31:11 -04:00
|
|
|
#include "hal/efuse_hal.h"
|
2023-09-01 04:46:29 -04:00
|
|
|
#include "soc/rtc.h"
|
2022-11-21 03:36:02 -05:00
|
|
|
/* Macro definition
|
|
|
|
************************************************************************
|
|
|
|
*/
|
|
|
|
#define NIMBLE_PORT_LOG_TAG "BLE_INIT"
|
|
|
|
#define OSI_COEX_VERSION 0x00010006
|
|
|
|
#define OSI_COEX_MAGIC_VALUE 0xFADEBEAD
|
|
|
|
|
2024-07-04 09:14:14 -04:00
|
|
|
#define EXT_FUNC_VERSION 0x20240422
|
2022-11-21 03:36:02 -05:00
|
|
|
#define EXT_FUNC_MAGIC_VALUE 0xA5A5A5A5
|
|
|
|
|
|
|
|
#define BT_ASSERT_PRINT ets_printf
|
|
|
|
|
|
|
|
/* Types definition
|
|
|
|
************************************************************************
|
|
|
|
*/
|
|
|
|
struct osi_coex_funcs_t {
|
|
|
|
uint32_t _magic;
|
|
|
|
uint32_t _version;
|
|
|
|
void (* _coex_wifi_sleep_set)(bool sleep);
|
|
|
|
int (* _coex_core_ble_conn_dyn_prio_get)(bool *low, bool *high);
|
|
|
|
void (* _coex_schm_status_bit_set)(uint32_t type, uint32_t status);
|
|
|
|
void (* _coex_schm_status_bit_clear)(uint32_t type, uint32_t status);
|
|
|
|
};
|
|
|
|
|
|
|
|
struct ext_funcs_t {
|
|
|
|
uint32_t ext_version;
|
|
|
|
int (*_esp_intr_alloc)(int source, int flags, intr_handler_t handler, void *arg, void **ret_handle);
|
|
|
|
int (*_esp_intr_free)(void **ret_handle);
|
|
|
|
void *(* _malloc)(size_t size);
|
|
|
|
void (*_free)(void *p);
|
|
|
|
int (* _task_create)(void *task_func, const char *name, uint32_t stack_depth, void *param,
|
|
|
|
uint32_t prio, void *task_handle, uint32_t core_id);
|
|
|
|
void (* _task_delete)(void *task_handle);
|
|
|
|
void (*_osi_assert)(const uint32_t ln, const char *fn, uint32_t param1, uint32_t param2);
|
|
|
|
uint32_t (* _os_random)(void);
|
|
|
|
int (* _ecc_gen_key_pair)(uint8_t *public, uint8_t *priv);
|
|
|
|
int (* _ecc_gen_dh_key)(const uint8_t *remote_pub_key_x, const uint8_t *remote_pub_key_y,
|
|
|
|
const uint8_t *local_priv_key, uint8_t *dhkey);
|
|
|
|
void (* _esp_reset_rpa_moudle)(void);
|
|
|
|
uint32_t magic;
|
|
|
|
};
|
|
|
|
|
2023-07-18 06:09:26 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
|
|
|
typedef void (*interface_func_t) (uint32_t len, const uint8_t*addr, bool end);
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
/* External functions or variables
|
|
|
|
************************************************************************
|
|
|
|
*/
|
|
|
|
extern int ble_osi_coex_funcs_register(struct osi_coex_funcs_t *coex_funcs);
|
2024-06-12 09:04:26 -04:00
|
|
|
extern int r_ble_controller_init(esp_bt_controller_config_t *cfg);
|
2023-07-18 06:09:26 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2024-01-25 03:29:08 -05:00
|
|
|
extern int r_ble_log_init_async(interface_func_t bt_controller_log_interface, bool task_create, uint8_t buffers, uint32_t *bufs_size);
|
|
|
|
extern int r_ble_log_deinit_async(void);
|
|
|
|
extern void r_ble_log_async_select_dump_buffers(uint8_t buffers);
|
|
|
|
extern void r_ble_log_async_output_dump_all(bool output);
|
2023-12-04 00:19:01 -05:00
|
|
|
extern void esp_panic_handler_reconfigure_wdts(uint32_t timeout_ms);
|
2023-07-18 06:09:26 -04:00
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2024-06-12 09:04:26 -04:00
|
|
|
extern int r_ble_controller_deinit(void);
|
|
|
|
extern int r_ble_controller_enable(uint8_t mode);
|
|
|
|
extern int r_ble_controller_disable(void);
|
2022-11-21 03:36:02 -05:00
|
|
|
extern int esp_register_ext_funcs (struct ext_funcs_t *);
|
|
|
|
extern void esp_unregister_ext_funcs (void);
|
2024-06-12 09:04:26 -04:00
|
|
|
extern int r_esp_ble_ll_set_public_addr(const uint8_t *addr);
|
2022-11-21 03:36:02 -05:00
|
|
|
extern int esp_register_npl_funcs (struct npl_funcs_t *p_npl_func);
|
|
|
|
extern void esp_unregister_npl_funcs (void);
|
|
|
|
extern void npl_freertos_mempool_deinit(void);
|
|
|
|
extern uint32_t r_os_cputime_get32(void);
|
|
|
|
extern uint32_t r_os_cputime_ticks_to_usecs(uint32_t ticks);
|
2024-01-25 03:29:08 -05:00
|
|
|
extern void r_ble_lll_rfmgmt_set_sleep_cb(void *s_cb, void *w_cb, void *s_arg,
|
|
|
|
void *w_arg, uint32_t us_to_enabled);
|
2023-06-15 22:23:52 -04:00
|
|
|
extern void r_ble_rtc_wake_up_state_clr(void);
|
2023-08-07 22:15:47 -04:00
|
|
|
extern int os_msys_init(void);
|
|
|
|
extern void os_msys_deinit(void);
|
2023-06-15 22:23:52 -04:00
|
|
|
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
|
|
|
extern const sleep_retention_entries_config_t *esp_ble_mac_retention_link_get(uint8_t *size, uint8_t extra);
|
2024-06-12 09:04:26 -04:00
|
|
|
extern void r_esp_ble_set_wakeup_overhead(uint32_t overhead);
|
2023-06-15 22:23:52 -04:00
|
|
|
#endif /* CONFIG_FREERTOS_USE_TICKLESS_IDLE */
|
2024-06-12 09:04:26 -04:00
|
|
|
extern void r_esp_ble_change_rtc_freq(uint32_t freq);
|
2022-11-21 03:36:02 -05:00
|
|
|
extern int ble_sm_alg_gen_dhkey(const uint8_t *peer_pub_key_x,
|
|
|
|
const uint8_t *peer_pub_key_y,
|
|
|
|
const uint8_t *our_priv_key, uint8_t *out_dhkey);
|
|
|
|
extern int ble_sm_alg_gen_key_pair(uint8_t *pub, uint8_t *priv);
|
2024-06-12 09:04:26 -04:00
|
|
|
extern int r_ble_txpwr_set(esp_ble_enhanced_power_type_t power_type, uint16_t handle, int power_level);
|
|
|
|
extern int r_ble_txpwr_get(esp_ble_enhanced_power_type_t power_type, uint16_t handle);
|
|
|
|
extern int r_ble_get_npl_element_info(esp_bt_controller_config_t *cfg, ble_npl_count_info_t * npl_info);
|
2024-01-23 07:27:10 -05:00
|
|
|
extern char *ble_controller_get_compile_version(void);
|
2024-06-12 09:04:26 -04:00
|
|
|
extern int esp_ble_register_bb_funcs(void);
|
|
|
|
extern void esp_ble_unregister_bb_funcs(void);
|
2022-11-21 03:36:02 -05:00
|
|
|
extern uint32_t _bt_bss_start;
|
|
|
|
extern uint32_t _bt_bss_end;
|
2022-12-19 08:02:50 -05:00
|
|
|
extern uint32_t _bt_controller_bss_start;
|
|
|
|
extern uint32_t _bt_controller_bss_end;
|
2022-11-21 03:36:02 -05:00
|
|
|
extern uint32_t _bt_data_start;
|
|
|
|
extern uint32_t _bt_data_end;
|
2022-12-19 08:02:50 -05:00
|
|
|
extern uint32_t _bt_controller_data_start;
|
|
|
|
extern uint32_t _bt_controller_data_end;
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
/* Local Function Declaration
|
|
|
|
*********************************************************************
|
|
|
|
*/
|
|
|
|
static void coex_schm_status_bit_set_wrapper(uint32_t type, uint32_t status);
|
|
|
|
static void coex_schm_status_bit_clear_wrapper(uint32_t type, uint32_t status);
|
|
|
|
static int task_create_wrapper(void *task_func, const char *name, uint32_t stack_depth,
|
|
|
|
void *param, uint32_t prio, void *task_handle, uint32_t core_id);
|
|
|
|
static void task_delete_wrapper(void *task_handle);
|
|
|
|
static int esp_intr_alloc_wrapper(int source, int flags, intr_handler_t handler,
|
|
|
|
void *arg, void **ret_handle_in);
|
|
|
|
static int esp_intr_free_wrapper(void **ret_handle);
|
|
|
|
static void osi_assert_wrapper(const uint32_t ln, const char *fn, uint32_t param1, uint32_t param2);
|
|
|
|
static uint32_t osi_random_wrapper(void);
|
|
|
|
static void esp_reset_rpa_moudle(void);
|
2023-05-12 00:29:12 -04:00
|
|
|
static int esp_ecc_gen_key_pair(uint8_t *pub, uint8_t *priv);
|
|
|
|
static int esp_ecc_gen_dh_key(const uint8_t *peer_pub_key_x, const uint8_t *peer_pub_key_y,
|
|
|
|
const uint8_t *our_priv_key, uint8_t *out_dhkey);
|
2023-07-18 06:09:26 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
|
|
|
static void esp_bt_controller_log_interface(uint32_t len, const uint8_t *addr, bool end);
|
2024-06-13 23:56:10 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
|
|
|
static void esp_bt_ctrl_log_partition_get_and_erase_first_block(void);
|
|
|
|
#endif // #if CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
2023-07-18 06:09:26 -04:00
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2022-11-21 03:36:02 -05:00
|
|
|
/* Local variable definition
|
|
|
|
***************************************************************************
|
|
|
|
*/
|
|
|
|
/* Static variable declare */
|
|
|
|
static DRAM_ATTR esp_bt_controller_status_t ble_controller_status = ESP_BT_CONTROLLER_STATUS_IDLE;
|
2023-10-18 04:47:42 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2023-12-04 00:19:01 -05:00
|
|
|
const static uint32_t log_bufs_size[] = {CONFIG_BT_LE_LOG_CTRL_BUF1_SIZE, CONFIG_BT_LE_LOG_HCI_BUF_SIZE, CONFIG_BT_LE_LOG_CTRL_BUF2_SIZE};
|
2024-06-13 23:56:10 -04:00
|
|
|
enum log_out_mode {
|
|
|
|
LOG_DUMP_MEMORY,
|
|
|
|
LOG_ASYNC_OUT,
|
|
|
|
LOG_STORAGE_TO_FLASH,
|
|
|
|
};
|
|
|
|
|
|
|
|
bool log_is_inited = false;
|
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_DUMP_ONLY
|
|
|
|
uint8_t log_output_mode = LOG_DUMP_MEMORY;
|
|
|
|
#else
|
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
|
|
|
uint8_t log_output_mode = LOG_STORAGE_TO_FLASH;
|
|
|
|
#else
|
|
|
|
uint8_t log_output_mode = LOG_ASYNC_OUT;
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_DUMP_ONLY
|
|
|
|
|
|
|
|
void esp_bt_log_output_mode_set(uint8_t output_mode)
|
|
|
|
{
|
|
|
|
log_output_mode = output_mode;
|
|
|
|
}
|
|
|
|
|
|
|
|
uint8_t esp_bt_log_output_mode_get(void)
|
|
|
|
{
|
|
|
|
return log_output_mode;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_err_t esp_bt_controller_log_init(uint8_t log_output_mode)
|
|
|
|
{
|
|
|
|
esp_err_t ret = ESP_OK;
|
|
|
|
interface_func_t bt_controller_log_interface;
|
|
|
|
bt_controller_log_interface = esp_bt_controller_log_interface;
|
|
|
|
bool task_create;
|
|
|
|
uint8_t buffers = 0;
|
|
|
|
|
|
|
|
if (log_is_inited) {
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_CTRL_ENABLED
|
|
|
|
buffers |= ESP_BLE_LOG_BUF_CONTROLLER;
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_CTRL_ENABLED
|
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_HCI_ENABLED
|
|
|
|
buffers |= ESP_BLE_LOG_BUF_HCI;
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_HCI_ENABLED
|
|
|
|
|
|
|
|
switch (log_output_mode) {
|
|
|
|
case LOG_DUMP_MEMORY:
|
|
|
|
task_create = false;
|
|
|
|
break;
|
|
|
|
case LOG_ASYNC_OUT:
|
|
|
|
case LOG_STORAGE_TO_FLASH:
|
|
|
|
task_create = true;
|
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
|
|
|
if (log_output_mode == LOG_STORAGE_TO_FLASH) {
|
|
|
|
esp_bt_ctrl_log_partition_get_and_erase_first_block();
|
|
|
|
}
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
assert(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = r_ble_log_init_async(bt_controller_log_interface, task_create, buffers, (uint32_t *)log_bufs_size);
|
|
|
|
if (ret == ESP_OK) {
|
|
|
|
log_is_inited = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
void esp_bt_ontroller_log_deinit(void)
|
|
|
|
{
|
|
|
|
r_ble_log_deinit_async();
|
|
|
|
log_is_inited = false;
|
|
|
|
}
|
|
|
|
|
2024-06-05 08:46:44 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
|
|
|
#include "esp_partition.h"
|
|
|
|
#include "hal/wdt_hal.h"
|
|
|
|
|
|
|
|
#define MAX_STORAGE_SIZE (CONFIG_BT_LE_CONTROLLER_LOG_PARTITION_SIZE)
|
|
|
|
#define BLOCK_SIZE (4096)
|
|
|
|
#define THRESHOLD (3072)
|
|
|
|
#define PARTITION_NAME "bt_ctrl_log"
|
|
|
|
|
|
|
|
static const esp_partition_t *log_partition;
|
|
|
|
static uint32_t write_index = 0;
|
|
|
|
static uint32_t next_erase_index = BLOCK_SIZE;
|
|
|
|
static bool block_erased = false;
|
|
|
|
static bool stop_write = false;
|
|
|
|
static bool is_filled = false;
|
|
|
|
|
2024-06-13 23:56:10 -04:00
|
|
|
static void esp_bt_ctrl_log_partition_get_and_erase_first_block(void)
|
2024-06-05 08:46:44 -04:00
|
|
|
{
|
|
|
|
log_partition = NULL;
|
|
|
|
assert(MAX_STORAGE_SIZE % BLOCK_SIZE == 0);
|
|
|
|
// Find the partition map in the partition table
|
|
|
|
log_partition = esp_partition_find_first(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_ANY, PARTITION_NAME);
|
|
|
|
assert(log_partition != NULL);
|
|
|
|
// Prepare data to be read later using the mapped address
|
|
|
|
ESP_ERROR_CHECK(esp_partition_erase_range(log_partition, 0, BLOCK_SIZE));
|
|
|
|
write_index = 0;
|
|
|
|
next_erase_index = BLOCK_SIZE;
|
|
|
|
block_erased = false;
|
|
|
|
is_filled = false;
|
|
|
|
stop_write = false;
|
|
|
|
}
|
|
|
|
|
2024-06-13 23:56:10 -04:00
|
|
|
static int esp_bt_controller_log_storage(uint32_t len, const uint8_t *addr, bool end)
|
2024-06-05 08:46:44 -04:00
|
|
|
{
|
|
|
|
if (len > MAX_STORAGE_SIZE) {
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (stop_write) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (((write_index) % BLOCK_SIZE) >= THRESHOLD && !block_erased) {
|
|
|
|
// esp_rom_printf("Ers nxt: %d,%d\n", next_erase_index, write_index);
|
|
|
|
esp_partition_erase_range(log_partition, next_erase_index, BLOCK_SIZE);
|
|
|
|
next_erase_index = (next_erase_index + BLOCK_SIZE) % MAX_STORAGE_SIZE;
|
|
|
|
block_erased = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (((write_index + len) / BLOCK_SIZE) > (write_index / BLOCK_SIZE)) {
|
|
|
|
block_erased = false;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (write_index + len <= MAX_STORAGE_SIZE) {
|
|
|
|
esp_partition_write(log_partition, write_index, addr, len);
|
|
|
|
write_index = (write_index + len) % MAX_STORAGE_SIZE;
|
|
|
|
} else {
|
|
|
|
uint32_t first_part_len = MAX_STORAGE_SIZE - write_index;
|
|
|
|
esp_partition_write(log_partition, write_index, addr, first_part_len);
|
|
|
|
esp_partition_write(log_partition, 0, addr + first_part_len, len - first_part_len);
|
|
|
|
write_index = len - first_part_len;
|
|
|
|
is_filled = true;
|
|
|
|
// esp_rom_printf("old idx: %d,%d\n",next_erase_index, write_index);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void esp_bt_read_ctrl_log_from_flash(bool output)
|
|
|
|
{
|
|
|
|
esp_partition_mmap_handle_t mmap_handle;
|
|
|
|
uint32_t read_index;
|
|
|
|
const void *mapped_ptr;
|
|
|
|
const uint8_t *buffer;
|
|
|
|
uint32_t print_len;
|
|
|
|
uint32_t max_print_len;
|
2024-06-13 23:56:10 -04:00
|
|
|
esp_err_t err;
|
2024-06-05 08:46:44 -04:00
|
|
|
|
|
|
|
print_len = 0;
|
|
|
|
max_print_len = 4096;
|
2024-06-13 23:56:10 -04:00
|
|
|
err = esp_partition_mmap(log_partition, 0, MAX_STORAGE_SIZE, ESP_PARTITION_MMAP_DATA, &mapped_ptr, &mmap_handle);
|
2024-06-05 08:46:44 -04:00
|
|
|
if (err != ESP_OK) {
|
|
|
|
ESP_LOGE("FLASH", "Mmap failed: %s", esp_err_to_name(err));
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
portMUX_TYPE spinlock = portMUX_INITIALIZER_UNLOCKED;
|
|
|
|
portENTER_CRITICAL_SAFE(&spinlock);
|
|
|
|
esp_panic_handler_reconfigure_wdts(5000);
|
|
|
|
r_ble_log_async_output_dump_all(true);
|
2024-06-13 23:56:10 -04:00
|
|
|
esp_bt_ontroller_log_deinit();
|
2024-06-05 08:46:44 -04:00
|
|
|
stop_write = true;
|
|
|
|
|
|
|
|
buffer = (const uint8_t *)mapped_ptr;
|
|
|
|
esp_panic_handler_reconfigure_wdts(5000);
|
|
|
|
if (is_filled) {
|
|
|
|
read_index = next_erase_index;
|
|
|
|
} else {
|
|
|
|
read_index = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_rom_printf("\r\nREAD_CHECK:%ld,%ld,%d\r\n",read_index, write_index, is_filled);
|
|
|
|
esp_rom_printf("\r\n[DUMP_START:");
|
|
|
|
while (read_index != write_index) {
|
|
|
|
esp_rom_printf("%02x ", buffer[read_index]);
|
|
|
|
if (print_len > max_print_len) {
|
|
|
|
esp_panic_handler_reconfigure_wdts(5000);
|
|
|
|
print_len = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
print_len++;
|
|
|
|
read_index = (read_index + 1) % MAX_STORAGE_SIZE;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_rom_printf(":DUMP_END]\r\n");
|
|
|
|
portEXIT_CRITICAL_SAFE(&spinlock);
|
|
|
|
esp_partition_munmap(mmap_handle);
|
2024-06-13 23:56:10 -04:00
|
|
|
err = esp_bt_controller_log_init(log_output_mode);
|
|
|
|
assert(err == ESP_OK);
|
2024-06-05 08:46:44 -04:00
|
|
|
}
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
2023-10-18 04:47:42 -04:00
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
/* This variable tells if BLE is running */
|
|
|
|
static bool s_ble_active = false;
|
|
|
|
#ifdef CONFIG_PM_ENABLE
|
|
|
|
static DRAM_ATTR esp_pm_lock_handle_t s_pm_lock = NULL;
|
|
|
|
#define BTDM_MIN_TIMER_UNCERTAINTY_US (200)
|
|
|
|
#endif // CONFIG_PM_ENABLE
|
|
|
|
|
2023-06-15 22:23:52 -04:00
|
|
|
#define BLE_RTC_DELAY_US_LIGHT_SLEEP (2500)
|
|
|
|
#define BLE_RTC_DELAY_US_MODEM_SLEEP (500)
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
static const struct osi_coex_funcs_t s_osi_coex_funcs_ro = {
|
|
|
|
._magic = OSI_COEX_MAGIC_VALUE,
|
|
|
|
._version = OSI_COEX_VERSION,
|
|
|
|
._coex_wifi_sleep_set = NULL,
|
|
|
|
._coex_core_ble_conn_dyn_prio_get = NULL,
|
|
|
|
._coex_schm_status_bit_set = coex_schm_status_bit_set_wrapper,
|
|
|
|
._coex_schm_status_bit_clear = coex_schm_status_bit_clear_wrapper,
|
|
|
|
};
|
|
|
|
|
|
|
|
struct ext_funcs_t ext_funcs_ro = {
|
|
|
|
.ext_version = EXT_FUNC_VERSION,
|
|
|
|
._esp_intr_alloc = esp_intr_alloc_wrapper,
|
|
|
|
._esp_intr_free = esp_intr_free_wrapper,
|
|
|
|
._malloc = bt_osi_mem_malloc_internal,
|
|
|
|
._free = bt_osi_mem_free,
|
|
|
|
._task_create = task_create_wrapper,
|
|
|
|
._task_delete = task_delete_wrapper,
|
|
|
|
._osi_assert = osi_assert_wrapper,
|
|
|
|
._os_random = osi_random_wrapper,
|
2023-05-12 00:29:12 -04:00
|
|
|
._ecc_gen_key_pair = esp_ecc_gen_key_pair,
|
|
|
|
._ecc_gen_dh_key = esp_ecc_gen_dh_key,
|
2022-11-21 03:36:02 -05:00
|
|
|
._esp_reset_rpa_moudle = esp_reset_rpa_moudle,
|
|
|
|
.magic = EXT_FUNC_MAGIC_VALUE,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void IRAM_ATTR esp_reset_rpa_moudle(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
static void IRAM_ATTR osi_assert_wrapper(const uint32_t ln, const char *fn,
|
|
|
|
uint32_t param1, uint32_t param2)
|
|
|
|
{
|
2023-09-05 03:07:36 -04:00
|
|
|
BT_ASSERT_PRINT("BLE assert: line %d in function %s, param: 0x%x, 0x%x", ln, fn, param1, param2);
|
2023-08-11 03:19:22 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
|
|
|
esp_ble_controller_log_dump_all(true);
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2022-11-21 03:36:02 -05:00
|
|
|
assert(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static uint32_t IRAM_ATTR osi_random_wrapper(void)
|
|
|
|
{
|
|
|
|
return esp_random();
|
|
|
|
}
|
|
|
|
|
|
|
|
static void coex_schm_status_bit_set_wrapper(uint32_t type, uint32_t status)
|
|
|
|
{
|
|
|
|
#if CONFIG_SW_COEXIST_ENABLE
|
|
|
|
coex_schm_status_bit_set(type, status);
|
|
|
|
#endif // CONFIG_SW_COEXIST_ENABLE
|
|
|
|
}
|
|
|
|
|
|
|
|
static void coex_schm_status_bit_clear_wrapper(uint32_t type, uint32_t status)
|
|
|
|
{
|
|
|
|
#if CONFIG_SW_COEXIST_ENABLE
|
|
|
|
coex_schm_status_bit_clear(type, status);
|
|
|
|
#endif // CONFIG_SW_COEXIST_ENABLE
|
|
|
|
}
|
|
|
|
|
|
|
|
static int task_create_wrapper(void *task_func, const char *name, uint32_t stack_depth,
|
|
|
|
void *param, uint32_t prio, void *task_handle, uint32_t core_id)
|
|
|
|
{
|
|
|
|
return (uint32_t)xTaskCreatePinnedToCore(task_func, name, stack_depth, param, prio, task_handle,
|
|
|
|
(core_id < portNUM_PROCESSORS ? core_id : tskNO_AFFINITY));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void task_delete_wrapper(void *task_handle)
|
|
|
|
{
|
|
|
|
vTaskDelete(task_handle);
|
|
|
|
}
|
|
|
|
|
2023-05-12 00:29:12 -04:00
|
|
|
static int esp_ecc_gen_key_pair(uint8_t *pub, uint8_t *priv)
|
|
|
|
{
|
|
|
|
int rc = -1;
|
|
|
|
#if CONFIG_BT_LE_SM_LEGACY || CONFIG_BT_LE_SM_SC
|
|
|
|
rc = ble_sm_alg_gen_key_pair(pub, priv);
|
|
|
|
#endif // CONFIG_BT_LE_SM_LEGACY || CONFIG_BT_LE_SM_SC
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int esp_ecc_gen_dh_key(const uint8_t *peer_pub_key_x, const uint8_t *peer_pub_key_y,
|
|
|
|
const uint8_t *our_priv_key, uint8_t *out_dhkey)
|
|
|
|
{
|
|
|
|
int rc = -1;
|
|
|
|
#if CONFIG_BT_LE_SM_LEGACY || CONFIG_BT_LE_SM_SC
|
|
|
|
rc = ble_sm_alg_gen_dhkey(peer_pub_key_x, peer_pub_key_y, our_priv_key, out_dhkey);
|
|
|
|
#endif // CONFIG_BT_LE_SM_LEGACY || CONFIG_BT_LE_SM_SC
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
static int esp_intr_alloc_wrapper(int source, int flags, intr_handler_t handler,
|
|
|
|
void *arg, void **ret_handle_in)
|
|
|
|
{
|
|
|
|
int rc = esp_intr_alloc(source, flags | ESP_INTR_FLAG_IRAM, handler,
|
|
|
|
arg, (intr_handle_t *)ret_handle_in);
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int esp_intr_free_wrapper(void **ret_handle)
|
|
|
|
{
|
|
|
|
int rc = 0;
|
|
|
|
rc = esp_intr_free((intr_handle_t) * ret_handle);
|
|
|
|
*ret_handle = NULL;
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2023-09-01 04:46:29 -04:00
|
|
|
void esp_bt_rtc_slow_clk_select(uint8_t slow_clk_src)
|
|
|
|
{
|
|
|
|
/* Select slow clock source for BT momdule */
|
|
|
|
switch (slow_clk_src) {
|
|
|
|
case MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL:
|
|
|
|
ESP_LOGI(NIMBLE_PORT_LOG_TAG, "Using main XTAL as clock source");
|
|
|
|
uint32_t chip_version = efuse_hal_chip_revision();
|
|
|
|
if (chip_version == 0) {
|
|
|
|
modem_clock_select_lp_clock_source(PERIPH_BT_MODULE, slow_clk_src, (400 - 1));
|
|
|
|
} else{
|
|
|
|
modem_clock_select_lp_clock_source(PERIPH_BT_MODULE, slow_clk_src, (5 - 1));
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case MODEM_CLOCK_LPCLK_SRC_RC_SLOW:
|
|
|
|
ESP_LOGI(NIMBLE_PORT_LOG_TAG, "Using 136 kHz RC as clock source, can only run legacy ADV or SCAN due to low clock accuracy!");
|
|
|
|
modem_clock_select_lp_clock_source(PERIPH_BT_MODULE, slow_clk_src, (5 - 1));
|
|
|
|
break;
|
|
|
|
case MODEM_CLOCK_LPCLK_SRC_XTAL32K:
|
|
|
|
ESP_LOGI(NIMBLE_PORT_LOG_TAG, "Using external 32.768 kHz XTAL as clock source");
|
|
|
|
modem_clock_select_lp_clock_source(PERIPH_BT_MODULE, slow_clk_src, (1 - 1));
|
|
|
|
break;
|
|
|
|
case MODEM_CLOCK_LPCLK_SRC_RC32K:
|
|
|
|
ESP_LOGI(NIMBLE_PORT_LOG_TAG, "Using 32 kHz RC as clock source, can only run legacy ADV or SCAN due to low clock accuracy!");
|
|
|
|
modem_clock_select_lp_clock_source(PERIPH_BT_MODULE, slow_clk_src, (1 - 1));
|
|
|
|
break;
|
|
|
|
case MODEM_CLOCK_LPCLK_SRC_EXT32K:
|
|
|
|
ESP_LOGI(NIMBLE_PORT_LOG_TAG, "Using 32 kHz oscillator as clock source, can only run legacy ADV or SCAN due to low clock accuracy!");
|
|
|
|
modem_clock_select_lp_clock_source(PERIPH_BT_MODULE, slow_clk_src, (1 - 1));
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
IRAM_ATTR void controller_sleep_cb(uint32_t enable_tick, void *arg)
|
|
|
|
{
|
|
|
|
if (!s_ble_active) {
|
|
|
|
return;
|
|
|
|
}
|
2023-06-15 22:23:52 -04:00
|
|
|
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
2022-11-21 03:36:02 -05:00
|
|
|
r_ble_rtc_wake_up_state_clr();
|
2023-06-15 22:23:52 -04:00
|
|
|
#endif /* CONFIG_FREERTOS_USE_TICKLESS_IDLE */
|
2023-09-01 06:08:33 -04:00
|
|
|
esp_phy_disable(PHY_MODEM_BT);
|
2023-06-15 22:23:52 -04:00
|
|
|
#ifdef CONFIG_PM_ENABLE
|
2022-11-21 03:36:02 -05:00
|
|
|
esp_pm_lock_release(s_pm_lock);
|
|
|
|
#endif // CONFIG_PM_ENABLE
|
|
|
|
s_ble_active = false;
|
|
|
|
}
|
|
|
|
|
|
|
|
IRAM_ATTR void controller_wakeup_cb(void *arg)
|
|
|
|
{
|
|
|
|
if (s_ble_active) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
#ifdef CONFIG_PM_ENABLE
|
|
|
|
esp_pm_lock_acquire(s_pm_lock);
|
2023-06-15 22:23:52 -04:00
|
|
|
r_ble_rtc_wake_up_state_clr();
|
2022-11-21 03:36:02 -05:00
|
|
|
#endif //CONFIG_PM_ENABLE
|
2023-09-01 06:08:33 -04:00
|
|
|
esp_phy_enable(PHY_MODEM_BT);
|
2022-11-21 03:36:02 -05:00
|
|
|
s_ble_active = true;
|
|
|
|
}
|
|
|
|
|
2023-06-15 22:23:52 -04:00
|
|
|
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
2024-02-06 04:56:48 -05:00
|
|
|
static esp_err_t sleep_modem_ble_mac_retention_init(void *arg)
|
2023-06-15 22:23:52 -04:00
|
|
|
{
|
|
|
|
uint8_t size;
|
2024-02-06 04:56:48 -05:00
|
|
|
int extra = *(int *)arg;
|
2023-06-15 22:23:52 -04:00
|
|
|
const sleep_retention_entries_config_t *ble_mac_modem_config = esp_ble_mac_retention_link_get(&size, extra);
|
|
|
|
esp_err_t err = sleep_retention_entries_create(ble_mac_modem_config, size, REGDMA_LINK_PRI_5, SLEEP_RETENTION_MODULE_BLE_MAC);
|
|
|
|
if (err == ESP_OK) {
|
|
|
|
ESP_LOGI(NIMBLE_PORT_LOG_TAG, "Modem BLE MAC retention initialization");
|
|
|
|
}
|
|
|
|
return err;
|
2022-11-21 03:36:02 -05:00
|
|
|
}
|
|
|
|
|
2024-02-06 04:56:48 -05:00
|
|
|
static esp_err_t sleep_modem_ble_mac_modem_state_init(uint8_t extra)
|
|
|
|
{
|
|
|
|
int retention_args = extra;
|
|
|
|
sleep_retention_module_init_param_t init_param = {
|
|
|
|
.cbs = { .create = { .handle = sleep_modem_ble_mac_retention_init, .arg = &retention_args } },
|
|
|
|
.depends = BIT(SLEEP_RETENTION_MODULE_BT_BB)
|
|
|
|
};
|
|
|
|
esp_err_t err = sleep_retention_module_init(SLEEP_RETENTION_MODULE_BLE_MAC, &init_param);
|
|
|
|
if (err == ESP_OK) {
|
|
|
|
err = sleep_retention_module_allocate(SLEEP_RETENTION_MODULE_BLE_MAC);
|
|
|
|
}
|
|
|
|
return err;
|
|
|
|
}
|
|
|
|
|
2023-06-15 22:23:52 -04:00
|
|
|
static void sleep_modem_ble_mac_modem_state_deinit(void)
|
|
|
|
{
|
2024-02-06 04:56:48 -05:00
|
|
|
esp_err_t err = sleep_retention_module_free(SLEEP_RETENTION_MODULE_BLE_MAC);
|
|
|
|
if (err == ESP_OK) {
|
|
|
|
err = sleep_retention_module_deinit(SLEEP_RETENTION_MODULE_BLE_MAC);
|
|
|
|
assert(err == ESP_OK);
|
|
|
|
}
|
2023-06-15 22:23:52 -04:00
|
|
|
}
|
2023-09-01 04:46:29 -04:00
|
|
|
|
|
|
|
void sleep_modem_light_sleep_overhead_set(uint32_t overhead)
|
|
|
|
{
|
2024-06-12 09:04:26 -04:00
|
|
|
r_esp_ble_set_wakeup_overhead(overhead);
|
2023-09-01 04:46:29 -04:00
|
|
|
}
|
2023-06-15 22:23:52 -04:00
|
|
|
#endif /* CONFIG_FREERTOS_USE_TICKLESS_IDLE */
|
2022-11-21 03:36:02 -05:00
|
|
|
|
2023-09-01 04:46:29 -04:00
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
esp_err_t controller_sleep_init(void)
|
|
|
|
{
|
|
|
|
esp_err_t rc = 0;
|
|
|
|
|
|
|
|
#ifdef CONFIG_BT_LE_SLEEP_ENABLE
|
2023-06-08 14:56:11 -04:00
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "BLE modem sleep is enabled");
|
2023-06-15 22:23:52 -04:00
|
|
|
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
2024-01-25 03:29:08 -05:00
|
|
|
r_ble_lll_rfmgmt_set_sleep_cb(controller_sleep_cb, controller_wakeup_cb, 0, 0,
|
2023-06-15 22:23:52 -04:00
|
|
|
BLE_RTC_DELAY_US_LIGHT_SLEEP);
|
|
|
|
#else
|
2024-01-25 03:29:08 -05:00
|
|
|
r_ble_lll_rfmgmt_set_sleep_cb(controller_sleep_cb, controller_wakeup_cb, 0, 0,
|
2023-06-15 22:23:52 -04:00
|
|
|
BLE_RTC_DELAY_US_MODEM_SLEEP);
|
|
|
|
#endif /* FREERTOS_USE_TICKLESS_IDLE */
|
2022-11-21 03:36:02 -05:00
|
|
|
#endif // CONFIG_BT_LE_SLEEP_ENABLE
|
|
|
|
|
|
|
|
#ifdef CONFIG_PM_ENABLE
|
|
|
|
rc = esp_pm_lock_create(ESP_PM_CPU_FREQ_MAX, 0, "bt", &s_pm_lock);
|
|
|
|
if (rc != ESP_OK) {
|
|
|
|
goto error;
|
|
|
|
}
|
2023-06-15 22:23:52 -04:00
|
|
|
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
2024-04-26 05:39:10 -04:00
|
|
|
#if CONFIG_BT_LE_SLEEP_ENABLE && !CONFIG_MAC_BB_PD
|
|
|
|
#error "CONFIG_MAC_BB_PD required for BLE light sleep to run properly"
|
|
|
|
#endif // CONFIG_BT_LE_SLEEP_ENABLE && !CONFIG_MAC_BB_PD
|
2023-06-15 22:23:52 -04:00
|
|
|
/* Create a new regdma link for BLE related register restoration */
|
|
|
|
rc = sleep_modem_ble_mac_modem_state_init(1);
|
|
|
|
assert(rc == 0);
|
2022-11-21 03:36:02 -05:00
|
|
|
esp_sleep_enable_bt_wakeup();
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "Enable light sleep, the wake up source is BLE timer");
|
2023-09-01 04:46:29 -04:00
|
|
|
|
|
|
|
rc = esp_pm_register_inform_out_light_sleep_overhead_callback(sleep_modem_light_sleep_overhead_set);
|
|
|
|
if (rc != ESP_OK) {
|
|
|
|
goto error;
|
|
|
|
}
|
2023-09-25 08:59:32 -04:00
|
|
|
|
|
|
|
#if SOC_PM_RETENTION_HAS_CLOCK_BUG && CONFIG_MAC_BB_PD
|
|
|
|
sleep_modem_register_mac_bb_module_prepare_callback(sleep_modem_mac_bb_power_down_prepare,
|
|
|
|
sleep_modem_mac_bb_power_up_prepare);
|
|
|
|
#endif // SOC_PM_RETENTION_HAS_CLOCK_BUG && CONFIG_MAC_BB_PD
|
2023-06-15 22:23:52 -04:00
|
|
|
#endif /* CONFIG_FREERTOS_USE_TICKLESS_IDLE */
|
2022-11-21 03:36:02 -05:00
|
|
|
return rc;
|
|
|
|
|
|
|
|
error:
|
2023-06-15 22:23:52 -04:00
|
|
|
|
|
|
|
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
2023-09-25 08:59:32 -04:00
|
|
|
#if SOC_PM_RETENTION_HAS_CLOCK_BUG && CONFIG_MAC_BB_PD
|
|
|
|
sleep_modem_unregister_mac_bb_module_prepare_callback(sleep_modem_mac_bb_power_down_prepare,
|
|
|
|
sleep_modem_mac_bb_power_up_prepare);
|
|
|
|
#endif // SOC_PM_RETENTION_HAS_CLOCK_BUG && CONFIG_MAC_BB_PD
|
2023-06-15 22:23:52 -04:00
|
|
|
esp_sleep_disable_bt_wakeup();
|
2023-09-01 04:46:29 -04:00
|
|
|
esp_pm_unregister_inform_out_light_sleep_overhead_callback(sleep_modem_light_sleep_overhead_set);
|
2023-06-15 22:23:52 -04:00
|
|
|
#endif /* CONFIG_FREERTOS_USE_TICKLESS_IDLE */
|
|
|
|
/*lock should release first and then delete*/
|
|
|
|
if (s_pm_lock != NULL) {
|
|
|
|
esp_pm_lock_delete(s_pm_lock);
|
|
|
|
s_pm_lock = NULL;
|
|
|
|
}
|
|
|
|
#endif // CONFIG_PM_ENABLE
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
|
|
|
void controller_sleep_deinit(void)
|
|
|
|
{
|
2023-06-15 22:23:52 -04:00
|
|
|
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
|
2023-09-25 08:59:32 -04:00
|
|
|
#if SOC_PM_RETENTION_HAS_CLOCK_BUG && CONFIG_MAC_BB_PD
|
|
|
|
sleep_modem_unregister_mac_bb_module_prepare_callback(sleep_modem_mac_bb_power_down_prepare,
|
|
|
|
sleep_modem_mac_bb_power_up_prepare);
|
|
|
|
#endif // SOC_PM_RETENTION_HAS_CLOCK_BUG && CONFIG_MAC_BB_PD
|
2022-11-21 03:36:02 -05:00
|
|
|
r_ble_rtc_wake_up_state_clr();
|
|
|
|
esp_sleep_disable_bt_wakeup();
|
2023-06-15 22:23:52 -04:00
|
|
|
sleep_modem_ble_mac_modem_state_deinit();
|
2023-09-01 04:46:29 -04:00
|
|
|
esp_pm_unregister_inform_out_light_sleep_overhead_callback(sleep_modem_light_sleep_overhead_set);
|
2023-06-15 22:23:52 -04:00
|
|
|
#endif /* CONFIG_FREERTOS_USE_TICKLESS_IDLE */
|
|
|
|
#ifdef CONFIG_PM_ENABLE
|
|
|
|
/* lock should be released first */
|
|
|
|
esp_pm_lock_delete(s_pm_lock);
|
|
|
|
s_pm_lock = NULL;
|
2022-11-21 03:36:02 -05:00
|
|
|
#endif //CONFIG_PM_ENABLE
|
|
|
|
}
|
|
|
|
|
2023-06-15 05:12:22 -04:00
|
|
|
typedef enum {
|
|
|
|
FILTER_DUPLICATE_PDUTYPE = BIT(0),
|
|
|
|
FILTER_DUPLICATE_LENGTH = BIT(1),
|
|
|
|
FILTER_DUPLICATE_ADDRESS = BIT(2),
|
|
|
|
FILTER_DUPLICATE_ADVDATA = BIT(3),
|
|
|
|
FILTER_DUPLICATE_DEFAULT = FILTER_DUPLICATE_PDUTYPE | FILTER_DUPLICATE_ADDRESS,
|
|
|
|
FILTER_DUPLICATE_PDU_ALL = 0xF,
|
|
|
|
FILTER_DUPLICATE_EXCEPTION_FOR_MESH = BIT(4),
|
|
|
|
FILTER_DUPLICATE_AD_TYPE = BIT(5),
|
|
|
|
}disc_duplicate_mode_t;
|
|
|
|
|
|
|
|
|
2024-01-25 03:29:08 -05:00
|
|
|
extern void r_filter_duplicate_mode_enable(disc_duplicate_mode_t mode);
|
|
|
|
extern void r_filter_duplicate_mode_disable(disc_duplicate_mode_t mode);
|
|
|
|
extern void r_filter_duplicate_set_ring_list_max_num(uint32_t max_num);
|
|
|
|
extern void r_scan_duplicate_cache_refresh_set_time(uint32_t period_time);
|
2023-06-15 05:12:22 -04:00
|
|
|
|
|
|
|
int
|
|
|
|
ble_vhci_disc_duplicate_mode_enable(int mode)
|
|
|
|
{
|
|
|
|
// TODO: use vendor hci to update
|
2024-01-25 03:29:08 -05:00
|
|
|
r_filter_duplicate_mode_enable(mode);
|
2023-06-15 05:12:22 -04:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
int
|
|
|
|
ble_vhci_disc_duplicate_mode_disable(int mode)
|
|
|
|
{
|
|
|
|
// TODO: use vendor hci to update
|
2024-01-25 03:29:08 -05:00
|
|
|
r_filter_duplicate_mode_disable(mode);
|
2023-06-15 05:12:22 -04:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
int ble_vhci_disc_duplicate_set_max_cache_size(int max_cache_size){
|
|
|
|
// TODO: use vendor hci to update
|
2024-01-25 03:29:08 -05:00
|
|
|
r_filter_duplicate_set_ring_list_max_num(max_cache_size);
|
2023-06-15 05:12:22 -04:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2023-06-15 09:16:29 -04:00
|
|
|
int ble_vhci_disc_duplicate_set_period_refresh_time(int refresh_period_time){
|
|
|
|
// TODO: use vendor hci to update
|
2024-01-25 03:29:08 -05:00
|
|
|
r_scan_duplicate_cache_refresh_set_time(refresh_period_time);
|
2023-06-15 09:16:29 -04:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2023-06-15 05:12:22 -04:00
|
|
|
/**
|
|
|
|
* @brief Config scan duplicate option mode from menuconfig (Adapt to the old configuration method.)
|
|
|
|
*/
|
2023-07-03 02:21:02 -04:00
|
|
|
void ble_controller_scan_duplicate_config(void)
|
2023-06-15 05:12:22 -04:00
|
|
|
{
|
|
|
|
uint32_t duplicate_mode = FILTER_DUPLICATE_DEFAULT;
|
2023-07-31 02:53:48 -04:00
|
|
|
uint32_t cache_size = 100;
|
|
|
|
#if CONFIG_BT_LE_SCAN_DUPL == true
|
2023-12-29 02:30:39 -05:00
|
|
|
cache_size = CONFIG_BT_LE_LL_DUP_SCAN_LIST_COUNT;
|
2023-06-15 05:12:22 -04:00
|
|
|
if (CONFIG_BT_LE_SCAN_DUPL_TYPE == 0) {
|
2023-06-25 10:18:28 -04:00
|
|
|
duplicate_mode = FILTER_DUPLICATE_ADDRESS | FILTER_DUPLICATE_PDUTYPE;
|
2023-06-15 05:12:22 -04:00
|
|
|
} else if (CONFIG_BT_LE_SCAN_DUPL_TYPE == 1) {
|
|
|
|
duplicate_mode = FILTER_DUPLICATE_ADVDATA;
|
|
|
|
} else if (CONFIG_BT_LE_SCAN_DUPL_TYPE == 2) {
|
|
|
|
duplicate_mode = FILTER_DUPLICATE_ADDRESS | FILTER_DUPLICATE_ADVDATA;
|
|
|
|
}
|
|
|
|
duplicate_mode |= FILTER_DUPLICATE_EXCEPTION_FOR_MESH;
|
|
|
|
|
2023-07-31 02:53:48 -04:00
|
|
|
ble_vhci_disc_duplicate_set_period_refresh_time(CONFIG_BT_LE_SCAN_DUPL_CACHE_REFRESH_PERIOD);
|
|
|
|
#endif
|
|
|
|
|
2023-07-03 05:56:51 -04:00
|
|
|
ble_vhci_disc_duplicate_mode_disable(0xFFFFFFFF);
|
2023-06-15 05:12:22 -04:00
|
|
|
ble_vhci_disc_duplicate_mode_enable(duplicate_mode);
|
|
|
|
ble_vhci_disc_duplicate_set_max_cache_size(cache_size);
|
|
|
|
}
|
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
esp_err_t esp_bt_controller_init(esp_bt_controller_config_t *cfg)
|
|
|
|
{
|
|
|
|
uint8_t mac[6];
|
|
|
|
esp_err_t ret = ESP_OK;
|
|
|
|
ble_npl_count_info_t npl_info;
|
2023-08-07 22:15:47 -04:00
|
|
|
uint32_t slow_clk_freq = 0;
|
2024-07-04 09:14:14 -04:00
|
|
|
uint8_t hci_transport_mode;
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
memset(&npl_info, 0, sizeof(ble_npl_count_info_t));
|
|
|
|
if (ble_controller_status != ESP_BT_CONTROLLER_STATUS_IDLE) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "invalid controller state");
|
|
|
|
return ESP_ERR_INVALID_STATE;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!cfg) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "cfg is NULL");
|
|
|
|
return ESP_ERR_INVALID_ARG;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = esp_register_ext_funcs(&ext_funcs_ro);
|
|
|
|
if (ret != ESP_OK) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "register extend functions failed");
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Initialize the function pointers for OS porting */
|
|
|
|
npl_freertos_funcs_init();
|
|
|
|
struct npl_funcs_t *p_npl_funcs = npl_freertos_funcs_get();
|
|
|
|
if (!p_npl_funcs) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "npl functions get failed");
|
|
|
|
return ESP_ERR_INVALID_ARG;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = esp_register_npl_funcs(p_npl_funcs);
|
|
|
|
if (ret != ESP_OK) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "npl functions register failed");
|
|
|
|
goto free_mem;
|
|
|
|
}
|
|
|
|
|
2024-06-12 09:04:26 -04:00
|
|
|
r_ble_get_npl_element_info(cfg, &npl_info);
|
2023-01-03 01:44:46 -05:00
|
|
|
npl_freertos_set_controller_npl_info(&npl_info);
|
|
|
|
if (npl_freertos_mempool_init() != 0) {
|
2022-11-21 03:36:02 -05:00
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "npl mempool init failed");
|
|
|
|
ret = ESP_ERR_INVALID_ARG;
|
|
|
|
goto free_mem;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if CONFIG_BT_NIMBLE_ENABLED
|
|
|
|
/* ble_npl_eventq_init() needs to use npl functions in rom and
|
|
|
|
* must be called after esp_bt_controller_init().
|
|
|
|
*/
|
|
|
|
ble_npl_eventq_init(nimble_port_get_dflt_eventq());
|
|
|
|
#endif // CONFIG_BT_NIMBLE_ENABLED
|
|
|
|
/* Enable BT-related clocks */
|
|
|
|
modem_clock_module_enable(PERIPH_BT_MODULE);
|
2023-10-09 23:57:34 -04:00
|
|
|
modem_clock_module_mac_reset(PERIPH_BT_MODULE);
|
2023-06-15 22:23:52 -04:00
|
|
|
/* Select slow clock source for BT momdule */
|
|
|
|
#if CONFIG_BT_LE_LP_CLK_SRC_MAIN_XTAL
|
2023-09-01 04:46:29 -04:00
|
|
|
esp_bt_rtc_slow_clk_select(MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL);
|
2023-08-07 22:15:47 -04:00
|
|
|
slow_clk_freq = 100000;
|
2023-06-15 22:23:52 -04:00
|
|
|
#else
|
|
|
|
#if CONFIG_RTC_CLK_SRC_INT_RC
|
2023-09-01 04:46:29 -04:00
|
|
|
esp_bt_rtc_slow_clk_select(MODEM_CLOCK_LPCLK_SRC_RC_SLOW);
|
2023-08-07 22:15:47 -04:00
|
|
|
slow_clk_freq = 30000;
|
2023-06-15 22:23:52 -04:00
|
|
|
#elif CONFIG_RTC_CLK_SRC_EXT_CRYS
|
2023-09-01 04:46:29 -04:00
|
|
|
if (rtc_clk_slow_src_get() == SOC_RTC_SLOW_CLK_SRC_XTAL32K) {
|
|
|
|
esp_bt_rtc_slow_clk_select(MODEM_CLOCK_LPCLK_SRC_XTAL32K);
|
2023-08-07 22:15:47 -04:00
|
|
|
slow_clk_freq = 32768;
|
2023-09-01 04:46:29 -04:00
|
|
|
} else {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "32.768kHz XTAL not detected, fall back to main XTAL as Bluetooth sleep clock");
|
|
|
|
esp_bt_rtc_slow_clk_select(MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL);
|
2023-08-07 22:15:47 -04:00
|
|
|
slow_clk_freq = 100000;
|
2023-09-01 04:46:29 -04:00
|
|
|
}
|
2023-06-15 22:23:52 -04:00
|
|
|
#elif CONFIG_RTC_CLK_SRC_INT_RC32K
|
2023-09-01 04:46:29 -04:00
|
|
|
esp_bt_rtc_slow_clk_select(MODEM_CLOCK_LPCLK_SRC_RC32K);
|
2023-08-07 22:15:47 -04:00
|
|
|
slow_clk_freq = 32000;
|
2023-06-15 22:23:52 -04:00
|
|
|
#elif CONFIG_RTC_CLK_SRC_EXT_OSC
|
2023-09-01 04:46:29 -04:00
|
|
|
esp_bt_rtc_slow_clk_select(MODEM_CLOCK_LPCLK_SRC_EXT32K);
|
2023-08-07 22:15:47 -04:00
|
|
|
slow_clk_freq = 32000;
|
2023-06-15 22:23:52 -04:00
|
|
|
#else
|
|
|
|
ESP_LOGE(NIMBLE_PORT_LOG_TAG, "Unsupported clock source");
|
|
|
|
assert(0);
|
|
|
|
#endif
|
|
|
|
#endif /* CONFIG_BT_LE_LP_CLK_SRC_MAIN_XTAL */
|
2022-11-21 03:36:02 -05:00
|
|
|
esp_phy_modem_init();
|
|
|
|
|
|
|
|
if (ble_osi_coex_funcs_register((struct osi_coex_funcs_t *)&s_osi_coex_funcs_ro) != 0) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "osi coex funcs reg failed");
|
|
|
|
ret = ESP_ERR_INVALID_ARG;
|
2023-08-11 03:19:22 -04:00
|
|
|
goto modem_deint;
|
2022-11-21 03:36:02 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
#if CONFIG_SW_COEXIST_ENABLE
|
|
|
|
coex_init();
|
|
|
|
#endif // CONFIG_SW_COEXIST_ENABLE
|
|
|
|
|
2023-07-18 06:09:26 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2024-06-13 23:56:10 -04:00
|
|
|
ret = esp_bt_controller_log_init(log_output_mode);
|
2023-07-18 06:09:26 -04:00
|
|
|
if (ret != ESP_OK) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "ble_controller_log_init failed %d", ret);
|
2024-03-14 08:55:03 -04:00
|
|
|
goto modem_deint;
|
2023-07-18 06:09:26 -04:00
|
|
|
}
|
|
|
|
#endif // CONFIG_BT_CONTROLLER_LOG_ENABLED
|
2024-06-12 09:04:26 -04:00
|
|
|
ret = esp_ble_register_bb_funcs();
|
2024-03-14 08:55:03 -04:00
|
|
|
if (ret != ESP_OK) {
|
2024-06-12 09:04:26 -04:00
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "esp_ble_register_bb_funcs failed %d", ret);
|
|
|
|
goto modem_deint;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = r_ble_controller_init(cfg);
|
|
|
|
if (ret != ESP_OK) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "r_ble_controller_init failed %d", ret);
|
2024-03-14 08:55:03 -04:00
|
|
|
goto modem_deint;
|
|
|
|
}
|
2023-07-18 06:09:26 -04:00
|
|
|
|
2024-03-14 08:55:03 -04:00
|
|
|
ESP_LOGI(NIMBLE_PORT_LOG_TAG, "ble controller commit:[%s]", ble_controller_get_compile_version());
|
2024-06-12 09:04:26 -04:00
|
|
|
r_esp_ble_change_rtc_freq(slow_clk_freq);
|
2023-10-18 04:47:42 -04:00
|
|
|
|
2023-06-15 05:12:22 -04:00
|
|
|
ble_controller_scan_duplicate_config();
|
|
|
|
|
2023-08-07 22:15:47 -04:00
|
|
|
ret = os_msys_init();
|
|
|
|
if (ret != ESP_OK) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "msys_init failed %d", ret);
|
|
|
|
goto free_controller;
|
|
|
|
}
|
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
ret = controller_sleep_init();
|
|
|
|
if (ret != ESP_OK) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "controller_sleep_init failed %d", ret);
|
|
|
|
goto free_controller;
|
|
|
|
}
|
2024-06-05 08:46:44 -04:00
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
ESP_ERROR_CHECK(esp_read_mac((uint8_t *)mac, ESP_MAC_BT));
|
|
|
|
swap_in_place(mac, 6);
|
2024-06-12 09:04:26 -04:00
|
|
|
r_esp_ble_ll_set_public_addr(mac);
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
ble_controller_status = ESP_BT_CONTROLLER_STATUS_INITED;
|
|
|
|
|
2024-07-04 09:14:14 -04:00
|
|
|
#if CONFIG_BT_LE_HCI_INTERFACE_USE_RAM
|
|
|
|
hci_transport_mode = HCI_TRANSPORT_VHCI;
|
|
|
|
#elif CONFIG_BT_LE_HCI_INTERFACE_USE_UART
|
|
|
|
hci_transport_mode = HCI_TRANSPORT_UART_NO_DMA;
|
|
|
|
#if CONFIG_BT_LE_UART_HCI_DMA_MODE
|
|
|
|
hci_transport_mode = HCI_TRANSPORT_UART_UHCI;
|
|
|
|
#endif // CONFIG_BT_LE_UART_HCI_DMA_MODE
|
|
|
|
#endif // CONFIG_BT_LE_HCI_INTERFACE_USE_RAM
|
|
|
|
ret = hci_transport_init(hci_transport_mode);
|
|
|
|
if (ret) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "hci transport init failed %d", ret);
|
|
|
|
goto free_controller;
|
|
|
|
}
|
2022-11-21 03:36:02 -05:00
|
|
|
|
2024-07-04 09:14:14 -04:00
|
|
|
return ESP_OK;
|
2022-11-21 03:36:02 -05:00
|
|
|
free_controller:
|
2024-07-04 09:14:14 -04:00
|
|
|
hci_transport_deinit();
|
2022-11-21 03:36:02 -05:00
|
|
|
controller_sleep_deinit();
|
2023-11-17 07:35:12 -05:00
|
|
|
os_msys_deinit();
|
2024-06-12 09:04:26 -04:00
|
|
|
r_ble_controller_deinit();
|
2023-11-17 07:35:12 -05:00
|
|
|
modem_deint:
|
2024-06-12 09:04:26 -04:00
|
|
|
esp_ble_unregister_bb_funcs();
|
2024-03-14 08:55:03 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2024-06-13 23:56:10 -04:00
|
|
|
esp_bt_ontroller_log_deinit();
|
2024-03-14 08:55:03 -04:00
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2022-11-21 03:36:02 -05:00
|
|
|
esp_phy_modem_deinit();
|
|
|
|
modem_clock_deselect_lp_clock_source(PERIPH_BT_MODULE);
|
|
|
|
modem_clock_module_disable(PERIPH_BT_MODULE);
|
|
|
|
#if CONFIG_BT_NIMBLE_ENABLED
|
|
|
|
ble_npl_eventq_deinit(nimble_port_get_dflt_eventq());
|
|
|
|
#endif // CONFIG_BT_NIMBLE_ENABLED
|
|
|
|
free_mem:
|
|
|
|
npl_freertos_mempool_deinit();
|
|
|
|
esp_unregister_npl_funcs();
|
|
|
|
npl_freertos_funcs_deinit();
|
|
|
|
esp_unregister_ext_funcs();
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_err_t esp_bt_controller_deinit(void)
|
|
|
|
{
|
|
|
|
if ((ble_controller_status < ESP_BT_CONTROLLER_STATUS_INITED) ||
|
|
|
|
(ble_controller_status >= ESP_BT_CONTROLLER_STATUS_ENABLED)) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "invalid controller state");
|
|
|
|
return ESP_FAIL;
|
|
|
|
}
|
|
|
|
|
2024-07-04 09:14:14 -04:00
|
|
|
hci_transport_deinit();
|
2022-11-21 03:36:02 -05:00
|
|
|
controller_sleep_deinit();
|
|
|
|
|
2023-08-07 22:15:47 -04:00
|
|
|
os_msys_deinit();
|
|
|
|
|
2023-03-06 23:21:29 -05:00
|
|
|
esp_phy_modem_deinit();
|
|
|
|
modem_clock_deselect_lp_clock_source(PERIPH_BT_MODULE);
|
|
|
|
modem_clock_module_disable(PERIPH_BT_MODULE);
|
2022-11-21 03:36:02 -05:00
|
|
|
|
2024-06-12 09:04:26 -04:00
|
|
|
r_ble_controller_deinit();
|
|
|
|
esp_ble_unregister_bb_funcs();
|
2023-07-18 06:09:26 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2024-06-13 23:56:10 -04:00
|
|
|
esp_bt_ontroller_log_deinit();
|
2023-07-18 06:09:26 -04:00
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
#if CONFIG_BT_NIMBLE_ENABLED
|
|
|
|
/* De-initialize default event queue */
|
|
|
|
ble_npl_eventq_deinit(nimble_port_get_dflt_eventq());
|
|
|
|
#endif // CONFIG_BT_NIMBLE_ENABLED
|
|
|
|
|
|
|
|
esp_unregister_npl_funcs();
|
|
|
|
|
|
|
|
esp_unregister_ext_funcs();
|
|
|
|
|
|
|
|
/* De-initialize npl functions */
|
|
|
|
npl_freertos_funcs_deinit();
|
|
|
|
|
|
|
|
npl_freertos_mempool_deinit();
|
|
|
|
|
|
|
|
ble_controller_status = ESP_BT_CONTROLLER_STATUS_IDLE;
|
|
|
|
|
|
|
|
return ESP_OK;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_err_t esp_bt_controller_enable(esp_bt_mode_t mode)
|
|
|
|
{
|
2023-01-04 02:34:05 -05:00
|
|
|
esp_err_t ret = ESP_OK;
|
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
if (mode != ESP_BT_MODE_BLE) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "invalid controller mode");
|
|
|
|
return ESP_FAIL;
|
|
|
|
}
|
|
|
|
if (ble_controller_status != ESP_BT_CONTROLLER_STATUS_INITED) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "invalid controller state");
|
|
|
|
return ESP_FAIL;
|
|
|
|
}
|
2023-07-30 23:53:37 -04:00
|
|
|
if (!s_ble_active) {
|
|
|
|
#if CONFIG_PM_ENABLE
|
|
|
|
esp_pm_lock_acquire(s_pm_lock);
|
|
|
|
#endif // CONFIG_PM_ENABLE
|
2023-09-01 06:08:33 -04:00
|
|
|
esp_phy_enable(PHY_MODEM_BT);
|
2023-07-30 23:53:37 -04:00
|
|
|
s_ble_active = true;
|
|
|
|
}
|
2023-12-29 02:30:39 -05:00
|
|
|
esp_btbb_enable();
|
2022-11-21 03:36:02 -05:00
|
|
|
#if CONFIG_SW_COEXIST_ENABLE
|
|
|
|
coex_enable();
|
|
|
|
#endif // CONFIG_SW_COEXIST_ENABLE
|
|
|
|
|
2024-06-12 09:04:26 -04:00
|
|
|
if (r_ble_controller_enable(mode) != 0) {
|
2023-01-04 02:34:05 -05:00
|
|
|
ret = ESP_FAIL;
|
|
|
|
goto error;
|
2022-11-21 03:36:02 -05:00
|
|
|
}
|
|
|
|
ble_controller_status = ESP_BT_CONTROLLER_STATUS_ENABLED;
|
|
|
|
return ESP_OK;
|
2023-01-04 02:34:05 -05:00
|
|
|
|
|
|
|
error:
|
|
|
|
#if CONFIG_SW_COEXIST_ENABLE
|
|
|
|
coex_disable();
|
|
|
|
#endif
|
2023-12-29 02:30:39 -05:00
|
|
|
esp_btbb_disable();
|
2023-07-30 23:53:37 -04:00
|
|
|
if (s_ble_active) {
|
2023-09-01 06:08:33 -04:00
|
|
|
esp_phy_disable(PHY_MODEM_BT);
|
2023-07-30 23:53:37 -04:00
|
|
|
#if CONFIG_PM_ENABLE
|
|
|
|
esp_pm_lock_release(s_pm_lock);
|
|
|
|
#endif // CONFIG_PM_ENABLE
|
|
|
|
s_ble_active = false;
|
|
|
|
}
|
2023-01-04 02:34:05 -05:00
|
|
|
return ret;
|
2022-11-21 03:36:02 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
esp_err_t esp_bt_controller_disable(void)
|
|
|
|
{
|
|
|
|
if (ble_controller_status < ESP_BT_CONTROLLER_STATUS_ENABLED) {
|
|
|
|
ESP_LOGW(NIMBLE_PORT_LOG_TAG, "invalid controller state");
|
|
|
|
return ESP_FAIL;
|
|
|
|
}
|
2024-06-12 09:04:26 -04:00
|
|
|
if (r_ble_controller_disable() != 0) {
|
2022-11-21 03:36:02 -05:00
|
|
|
return ESP_FAIL;
|
|
|
|
}
|
2023-01-04 02:34:05 -05:00
|
|
|
#if CONFIG_SW_COEXIST_ENABLE
|
|
|
|
coex_disable();
|
|
|
|
#endif
|
2023-12-29 02:30:39 -05:00
|
|
|
esp_btbb_disable();
|
2023-07-30 23:53:37 -04:00
|
|
|
if (s_ble_active) {
|
2023-09-01 06:08:33 -04:00
|
|
|
esp_phy_disable(PHY_MODEM_BT);
|
2023-07-30 23:53:37 -04:00
|
|
|
#if CONFIG_PM_ENABLE
|
|
|
|
esp_pm_lock_release(s_pm_lock);
|
|
|
|
#endif // CONFIG_PM_ENABLE
|
|
|
|
s_ble_active = false;
|
|
|
|
}
|
2022-11-21 03:36:02 -05:00
|
|
|
ble_controller_status = ESP_BT_CONTROLLER_STATUS_INITED;
|
|
|
|
return ESP_OK;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_err_t esp_bt_controller_mem_release(esp_bt_mode_t mode)
|
|
|
|
{
|
|
|
|
ESP_LOGD(NIMBLE_PORT_LOG_TAG, "%s not implemented, return OK", __func__);
|
|
|
|
return ESP_OK;
|
|
|
|
}
|
|
|
|
|
|
|
|
static esp_err_t try_heap_caps_add_region(intptr_t start, intptr_t end)
|
|
|
|
{
|
|
|
|
int ret = heap_caps_add_region(start, end);
|
|
|
|
|
|
|
|
/* heap_caps_add_region() returns ESP_ERR_INVALID_SIZE if the memory region is
|
|
|
|
* is too small to fit a heap. This cannot be termed as a fatal error and hence
|
|
|
|
* we replace it by ESP_OK
|
|
|
|
*/
|
|
|
|
if (ret == ESP_ERR_INVALID_SIZE) {
|
|
|
|
return ESP_OK;
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2024-03-20 02:45:09 -04:00
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
intptr_t start;
|
|
|
|
intptr_t end;
|
|
|
|
const char* name;
|
|
|
|
} bt_area_t;
|
|
|
|
|
2024-03-20 07:27:43 -04:00
|
|
|
static esp_err_t esp_bt_mem_release_area(const bt_area_t *area)
|
|
|
|
{
|
|
|
|
esp_err_t ret = ESP_OK;
|
|
|
|
intptr_t mem_start = area->start;
|
|
|
|
intptr_t mem_end = area->end;
|
|
|
|
if (mem_start != mem_end) {
|
|
|
|
ESP_LOGD(NIMBLE_PORT_LOG_TAG, "Release %s [0x%08x] - [0x%08x], len %d", area->name, mem_start, mem_end, mem_end - mem_start);
|
|
|
|
ret = try_heap_caps_add_region(mem_start, mem_end);
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
2024-03-20 02:45:09 -04:00
|
|
|
|
2024-03-20 07:27:43 -04:00
|
|
|
static esp_err_t esp_bt_mem_release_areas(const bt_area_t *area1, const bt_area_t *area2)
|
2024-03-20 02:45:09 -04:00
|
|
|
{
|
|
|
|
esp_err_t ret = ESP_OK;
|
|
|
|
|
2024-03-20 07:27:43 -04:00
|
|
|
if (area1->end == area2->start) {
|
|
|
|
bt_area_t merged_area = {
|
|
|
|
.start = area1->start,
|
|
|
|
.end = area2->end,
|
|
|
|
.name = area1->name
|
|
|
|
};
|
|
|
|
ret = esp_bt_mem_release_area(&merged_area);
|
|
|
|
} else {
|
|
|
|
esp_bt_mem_release_area(area1);
|
|
|
|
ret = esp_bt_mem_release_area(area2);
|
2024-03-20 02:45:09 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
esp_err_t esp_bt_mem_release(esp_bt_mode_t mode)
|
|
|
|
{
|
2024-03-20 02:45:09 -04:00
|
|
|
esp_err_t ret = ESP_OK;
|
2024-03-20 07:27:43 -04:00
|
|
|
|
|
|
|
if (ble_controller_status != ESP_BT_CONTROLLER_STATUS_IDLE) {
|
|
|
|
return ESP_ERR_INVALID_STATE;
|
|
|
|
}
|
|
|
|
|
2024-03-20 02:45:09 -04:00
|
|
|
bt_area_t bss = {
|
|
|
|
.start = (intptr_t)&_bt_bss_start,
|
|
|
|
.end = (intptr_t)&_bt_bss_end,
|
|
|
|
.name = "BT BSS",
|
|
|
|
};
|
|
|
|
bt_area_t cont_bss = {
|
|
|
|
.start = (intptr_t)&_bt_controller_bss_start,
|
|
|
|
.end = (intptr_t)&_bt_controller_bss_end,
|
|
|
|
.name = "BT Controller BSS",
|
|
|
|
};
|
|
|
|
bt_area_t data = {
|
|
|
|
.start = (intptr_t)&_bt_data_start,
|
|
|
|
.end = (intptr_t)&_bt_data_end,
|
|
|
|
.name = "BT Data",
|
|
|
|
};
|
|
|
|
bt_area_t cont_data = {
|
|
|
|
.start = (intptr_t)&_bt_controller_data_start,
|
|
|
|
.end = (intptr_t)&_bt_controller_data_end,
|
|
|
|
.name = "BT Controller Data"
|
|
|
|
};
|
2022-11-21 03:36:02 -05:00
|
|
|
|
2022-12-19 08:02:50 -05:00
|
|
|
if (mode & ESP_BT_MODE_BLE) {
|
2024-03-20 02:45:09 -04:00
|
|
|
/* Start by freeing Bluetooth BSS section */
|
|
|
|
if (ret == ESP_OK) {
|
|
|
|
ret = esp_bt_mem_release_areas(&bss, &cont_bss);
|
2022-11-21 03:36:02 -05:00
|
|
|
}
|
2022-12-19 08:02:50 -05:00
|
|
|
|
2024-03-20 02:45:09 -04:00
|
|
|
/* Do the same thing with the Bluetooth data section */
|
|
|
|
if (ret == ESP_OK) {
|
|
|
|
ret = esp_bt_mem_release_areas(&data, &cont_data);
|
2022-11-21 03:36:02 -05:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2024-03-20 02:45:09 -04:00
|
|
|
return ret;
|
2022-11-21 03:36:02 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
esp_bt_controller_status_t esp_bt_controller_get_status(void)
|
|
|
|
{
|
|
|
|
return ble_controller_status;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_err_t esp_ble_tx_power_set(esp_ble_power_type_t power_type, esp_power_level_t power_level)
|
|
|
|
{
|
|
|
|
esp_err_t stat = ESP_FAIL;
|
|
|
|
|
|
|
|
switch (power_type) {
|
|
|
|
case ESP_BLE_PWR_TYPE_DEFAULT:
|
|
|
|
case ESP_BLE_PWR_TYPE_ADV:
|
|
|
|
case ESP_BLE_PWR_TYPE_SCAN:
|
2024-06-12 09:04:26 -04:00
|
|
|
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
|
2022-11-21 03:36:02 -05:00
|
|
|
stat = ESP_OK;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL0:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL1:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL2:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL3:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL4:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL5:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL6:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL7:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL8:
|
2024-06-12 09:04:26 -04:00
|
|
|
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_CONN, power_type, power_level) == 0) {
|
2022-11-21 03:36:02 -05:00
|
|
|
stat = ESP_OK;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
stat = ESP_ERR_NOT_SUPPORTED;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return stat;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_err_t esp_ble_tx_power_set_enhanced(esp_ble_enhanced_power_type_t power_type, uint16_t handle,
|
|
|
|
esp_power_level_t power_level)
|
|
|
|
{
|
|
|
|
esp_err_t stat = ESP_FAIL;
|
|
|
|
switch (power_type) {
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
|
2024-06-12 09:04:26 -04:00
|
|
|
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
|
2022-11-21 03:36:02 -05:00
|
|
|
stat = ESP_OK;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_ADV:
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_CONN:
|
2024-06-12 09:04:26 -04:00
|
|
|
if (r_ble_txpwr_set(power_type, handle, power_level) == 0) {
|
2022-11-21 03:36:02 -05:00
|
|
|
stat = ESP_OK;
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
stat = ESP_ERR_NOT_SUPPORTED;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return stat;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_power_level_t esp_ble_tx_power_get(esp_ble_power_type_t power_type)
|
|
|
|
{
|
|
|
|
int tx_level = 0;
|
|
|
|
|
|
|
|
switch (power_type) {
|
|
|
|
case ESP_BLE_PWR_TYPE_ADV:
|
|
|
|
case ESP_BLE_PWR_TYPE_SCAN:
|
|
|
|
case ESP_BLE_PWR_TYPE_DEFAULT:
|
2024-06-12 09:04:26 -04:00
|
|
|
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
|
2022-11-21 03:36:02 -05:00
|
|
|
break;
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL0:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL1:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL2:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL3:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL4:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL5:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL6:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL7:
|
|
|
|
case ESP_BLE_PWR_TYPE_CONN_HDL8:
|
2024-06-12 09:04:26 -04:00
|
|
|
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_CONN, power_type);
|
2022-11-21 03:36:02 -05:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return ESP_PWR_LVL_INVALID;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (tx_level < 0) {
|
|
|
|
return ESP_PWR_LVL_INVALID;
|
|
|
|
}
|
|
|
|
|
|
|
|
return (esp_power_level_t)tx_level;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_power_level_t esp_ble_tx_power_get_enhanced(esp_ble_enhanced_power_type_t power_type,
|
|
|
|
uint16_t handle)
|
|
|
|
{
|
|
|
|
int tx_level = 0;
|
|
|
|
|
|
|
|
switch (power_type) {
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
|
2024-06-12 09:04:26 -04:00
|
|
|
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
|
2022-11-21 03:36:02 -05:00
|
|
|
break;
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_ADV:
|
|
|
|
case ESP_BLE_ENHANCED_PWR_TYPE_CONN:
|
2024-06-12 09:04:26 -04:00
|
|
|
tx_level = r_ble_txpwr_get(power_type, handle);
|
2022-11-21 03:36:02 -05:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return ESP_PWR_LVL_INVALID;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (tx_level < 0) {
|
|
|
|
return ESP_PWR_LVL_INVALID;
|
|
|
|
}
|
|
|
|
|
|
|
|
return (esp_power_level_t)tx_level;
|
|
|
|
}
|
|
|
|
|
2023-07-18 06:09:26 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
2023-09-06 09:51:45 -04:00
|
|
|
static void esp_bt_controller_log_interface(uint32_t len, const uint8_t *addr, bool end)
|
|
|
|
{
|
2024-06-13 23:56:10 -04:00
|
|
|
if (log_output_mode == LOG_STORAGE_TO_FLASH) {
|
2024-06-05 08:46:44 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
2024-06-13 23:56:10 -04:00
|
|
|
esp_bt_controller_log_storage(len, addr, end);
|
|
|
|
#endif //CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
|
|
|
} else {
|
|
|
|
for (int i = 0; i < len; i++) {
|
|
|
|
esp_rom_printf("%02x ", addr[i]);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (end) {
|
|
|
|
esp_rom_printf("\n");
|
|
|
|
}
|
2023-09-06 09:51:45 -04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2023-07-18 06:09:26 -04:00
|
|
|
void esp_ble_controller_log_dump_all(bool output)
|
|
|
|
{
|
2024-06-13 23:56:10 -04:00
|
|
|
if (log_output_mode == LOG_STORAGE_TO_FLASH) {
|
2024-06-05 08:46:44 -04:00
|
|
|
#if CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
2024-06-13 23:56:10 -04:00
|
|
|
esp_bt_read_ctrl_log_from_flash(output);
|
2024-06-05 08:46:44 -04:00
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_STORAGE_ENABLE
|
2024-06-13 23:56:10 -04:00
|
|
|
} else {
|
|
|
|
portMUX_TYPE spinlock = portMUX_INITIALIZER_UNLOCKED;
|
|
|
|
portENTER_CRITICAL_SAFE(&spinlock);
|
|
|
|
esp_panic_handler_reconfigure_wdts(5000);
|
|
|
|
BT_ASSERT_PRINT("\r\n[DUMP_START:");
|
|
|
|
r_ble_log_async_output_dump_all(output);
|
|
|
|
BT_ASSERT_PRINT(":DUMP_END]\r\n");
|
|
|
|
portEXIT_CRITICAL_SAFE(&spinlock);
|
|
|
|
}
|
2023-07-18 06:09:26 -04:00
|
|
|
}
|
|
|
|
#endif // CONFIG_BT_LE_CONTROLLER_LOG_ENABLED
|
|
|
|
|
2024-01-17 02:37:13 -05:00
|
|
|
#if (!CONFIG_BT_NIMBLE_ENABLED) && (CONFIG_BT_CONTROLLER_ENABLED)
|
|
|
|
#if CONFIG_BT_LE_SM_LEGACY || CONFIG_BT_LE_SM_SC
|
2022-11-21 03:36:02 -05:00
|
|
|
#define BLE_SM_KEY_ERR 0x17
|
|
|
|
#if CONFIG_BT_LE_CRYPTO_STACK_MBEDTLS
|
|
|
|
#include "mbedtls/aes.h"
|
|
|
|
#if CONFIG_BT_LE_SM_SC
|
|
|
|
#include "mbedtls/cipher.h"
|
|
|
|
#include "mbedtls/entropy.h"
|
|
|
|
#include "mbedtls/ctr_drbg.h"
|
|
|
|
#include "mbedtls/cmac.h"
|
|
|
|
#include "mbedtls/ecdh.h"
|
|
|
|
#include "mbedtls/ecp.h"
|
2024-01-17 02:37:13 -05:00
|
|
|
|
|
|
|
static mbedtls_ecp_keypair keypair;
|
2022-11-21 03:36:02 -05:00
|
|
|
#endif // CONFIG_BT_LE_SM_SC
|
2024-01-17 02:37:13 -05:00
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
#else
|
|
|
|
#include "tinycrypt/aes.h"
|
|
|
|
#include "tinycrypt/constants.h"
|
|
|
|
#include "tinycrypt/utils.h"
|
2024-01-17 02:37:13 -05:00
|
|
|
|
2022-11-21 03:36:02 -05:00
|
|
|
#if CONFIG_BT_LE_SM_SC
|
|
|
|
#include "tinycrypt/cmac_mode.h"
|
|
|
|
#include "tinycrypt/ecc_dh.h"
|
|
|
|
#endif // CONFIG_BT_LE_SM_SC
|
|
|
|
#endif // CONFIG_BT_LE_CRYPTO_STACK_MBEDTLS
|
|
|
|
|
2024-01-17 02:37:13 -05:00
|
|
|
/* Based on Core Specification 4.2 Vol 3. Part H 2.3.5.6.1 */
|
|
|
|
static const uint8_t ble_sm_alg_dbg_priv_key[32] = {
|
|
|
|
0x3f, 0x49, 0xf6, 0xd4, 0xa3, 0xc5, 0x5f, 0x38, 0x74, 0xc9, 0xb3, 0xe3,
|
|
|
|
0xd2, 0x10, 0x3f, 0x50, 0x4a, 0xff, 0x60, 0x7b, 0xeb, 0x40, 0xb7, 0x99,
|
|
|
|
0x58, 0x99, 0xb8, 0xa6, 0xcd, 0x3c, 0x1a, 0xbd
|
|
|
|
};
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
int ble_sm_alg_gen_dhkey(const uint8_t *peer_pub_key_x, const uint8_t *peer_pub_key_y,
|
|
|
|
const uint8_t *our_priv_key, uint8_t *out_dhkey)
|
|
|
|
{
|
|
|
|
uint8_t dh[32];
|
|
|
|
uint8_t pk[64];
|
|
|
|
uint8_t priv[32];
|
|
|
|
int rc = BLE_SM_KEY_ERR;
|
|
|
|
|
|
|
|
swap_buf(pk, peer_pub_key_x, 32);
|
|
|
|
swap_buf(&pk[32], peer_pub_key_y, 32);
|
|
|
|
swap_buf(priv, our_priv_key, 32);
|
|
|
|
|
|
|
|
#if CONFIG_BT_LE_CRYPTO_STACK_MBEDTLS
|
|
|
|
struct mbedtls_ecp_point pt = {0}, Q = {0};
|
|
|
|
mbedtls_mpi z = {0}, d = {0};
|
|
|
|
mbedtls_ctr_drbg_context ctr_drbg = {0};
|
|
|
|
mbedtls_entropy_context entropy = {0};
|
|
|
|
|
|
|
|
uint8_t pub[65] = {0};
|
|
|
|
/* Hardcoded first byte of pub key for MBEDTLS_ECP_PF_UNCOMPRESSED */
|
|
|
|
pub[0] = 0x04;
|
|
|
|
memcpy(&pub[1], pk, 64);
|
|
|
|
|
|
|
|
/* Initialize the required structures here */
|
|
|
|
mbedtls_ecp_point_init(&pt);
|
|
|
|
mbedtls_ecp_point_init(&Q);
|
|
|
|
mbedtls_ctr_drbg_init(&ctr_drbg);
|
|
|
|
mbedtls_entropy_init(&entropy);
|
|
|
|
mbedtls_mpi_init(&d);
|
|
|
|
mbedtls_mpi_init(&z);
|
|
|
|
|
|
|
|
/* Below 3 steps are to validate public key on curve secp256r1 */
|
|
|
|
if (mbedtls_ecp_group_load(&keypair.MBEDTLS_PRIVATE(grp), MBEDTLS_ECP_DP_SECP256R1) != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (mbedtls_ecp_point_read_binary(&keypair.MBEDTLS_PRIVATE(grp), &pt, pub, 65) != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (mbedtls_ecp_check_pubkey(&keypair.MBEDTLS_PRIVATE(grp), &pt) != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set PRNG */
|
2024-01-17 02:37:13 -05:00
|
|
|
if ((rc = mbedtls_ctr_drbg_seed(&ctr_drbg, mbedtls_entropy_func, &entropy, NULL, 0)) != 0) {
|
2022-11-21 03:36:02 -05:00
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Prepare point Q from pub key */
|
|
|
|
if (mbedtls_ecp_point_read_binary(&keypair.MBEDTLS_PRIVATE(grp), &Q, pub, 65) != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (mbedtls_mpi_read_binary(&d, priv, 32) != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
rc = mbedtls_ecdh_compute_shared(&keypair.MBEDTLS_PRIVATE(grp), &z, &Q, &d,
|
|
|
|
mbedtls_ctr_drbg_random, &ctr_drbg);
|
|
|
|
if (rc != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
rc = mbedtls_mpi_write_binary(&z, dh, 32);
|
|
|
|
if (rc != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
exit:
|
|
|
|
mbedtls_ecp_point_free(&pt);
|
|
|
|
mbedtls_mpi_free(&z);
|
|
|
|
mbedtls_mpi_free(&d);
|
|
|
|
mbedtls_ecp_point_free(&Q);
|
|
|
|
mbedtls_entropy_free(&entropy);
|
|
|
|
mbedtls_ctr_drbg_free(&ctr_drbg);
|
|
|
|
if (rc != 0) {
|
|
|
|
return BLE_SM_KEY_ERR;
|
|
|
|
}
|
|
|
|
|
|
|
|
#else
|
|
|
|
if (uECC_valid_public_key(pk, &curve_secp256r1) < 0) {
|
|
|
|
return BLE_SM_KEY_ERR;
|
|
|
|
}
|
|
|
|
|
|
|
|
rc = uECC_shared_secret(pk, priv, dh, &curve_secp256r1);
|
|
|
|
if (rc == TC_CRYPTO_FAIL) {
|
|
|
|
return BLE_SM_KEY_ERR;
|
|
|
|
}
|
|
|
|
#endif // CONFIG_BT_LE_CRYPTO_STACK_MBEDTLS
|
|
|
|
|
|
|
|
swap_buf(out_dhkey, dh, 32);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#if CONFIG_BT_LE_CRYPTO_STACK_MBEDTLS
|
|
|
|
static int mbedtls_gen_keypair(uint8_t *public_key, uint8_t *private_key)
|
|
|
|
{
|
|
|
|
int rc = BLE_SM_KEY_ERR;
|
|
|
|
mbedtls_entropy_context entropy = {0};
|
|
|
|
mbedtls_ctr_drbg_context ctr_drbg = {0};
|
|
|
|
|
|
|
|
mbedtls_entropy_init(&entropy);
|
|
|
|
mbedtls_ctr_drbg_init(&ctr_drbg);
|
|
|
|
mbedtls_ecp_keypair_init(&keypair);
|
|
|
|
|
|
|
|
if ((rc = mbedtls_ctr_drbg_seed(&ctr_drbg, mbedtls_entropy_func, &entropy,
|
|
|
|
NULL, 0)) != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((rc = mbedtls_ecp_gen_key(MBEDTLS_ECP_DP_SECP256R1, &keypair,
|
|
|
|
mbedtls_ctr_drbg_random, &ctr_drbg)) != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((rc = mbedtls_mpi_write_binary(&keypair.MBEDTLS_PRIVATE(d), private_key, 32)) != 0) {
|
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
2024-01-17 02:37:13 -05:00
|
|
|
size_t olen = 0;
|
|
|
|
uint8_t pub[65] = {0};
|
2022-11-21 03:36:02 -05:00
|
|
|
|
2024-01-17 02:37:13 -05:00
|
|
|
if ((rc = mbedtls_ecp_point_write_binary(&keypair.MBEDTLS_PRIVATE(grp), &keypair.MBEDTLS_PRIVATE(Q), MBEDTLS_ECP_PF_UNCOMPRESSED,
|
|
|
|
&olen, pub, 65)) != 0) {
|
2022-11-21 03:36:02 -05:00
|
|
|
goto exit;
|
|
|
|
}
|
|
|
|
|
|
|
|
memcpy(public_key, &pub[1], 64);
|
|
|
|
|
|
|
|
exit:
|
|
|
|
mbedtls_ctr_drbg_free(&ctr_drbg);
|
|
|
|
mbedtls_entropy_free(&entropy);
|
|
|
|
if (rc != 0) {
|
|
|
|
mbedtls_ecp_keypair_free(&keypair);
|
|
|
|
return BLE_SM_KEY_ERR;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2024-01-17 02:37:13 -05:00
|
|
|
#endif // CONFIG_BT_LE_CRYPTO_STACK_MBEDTLS
|
2022-11-21 03:36:02 -05:00
|
|
|
|
|
|
|
/**
|
|
|
|
* pub: 64 bytes
|
|
|
|
* priv: 32 bytes
|
|
|
|
*/
|
|
|
|
int ble_sm_alg_gen_key_pair(uint8_t *pub, uint8_t *priv)
|
|
|
|
{
|
|
|
|
#if CONFIG_BT_LE_SM_SC_DEBUG_KEYS
|
|
|
|
swap_buf(pub, ble_sm_alg_dbg_pub_key, 32);
|
|
|
|
swap_buf(&pub[32], &ble_sm_alg_dbg_pub_key[32], 32);
|
|
|
|
swap_buf(priv, ble_sm_alg_dbg_priv_key, 32);
|
|
|
|
#else
|
|
|
|
uint8_t pk[64];
|
|
|
|
|
|
|
|
do {
|
|
|
|
#if CONFIG_BT_LE_CRYPTO_STACK_MBEDTLS
|
|
|
|
if (mbedtls_gen_keypair(pk, priv) != 0) {
|
|
|
|
return BLE_SM_KEY_ERR;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
if (uECC_make_key(pk, priv, &curve_secp256r1) != TC_CRYPTO_SUCCESS) {
|
|
|
|
return BLE_SM_KEY_ERR;
|
|
|
|
}
|
2024-01-17 02:37:13 -05:00
|
|
|
#endif // CONFIG_BT_LE_CRYPTO_STACK_MBEDTLS
|
2022-11-21 03:36:02 -05:00
|
|
|
/* Make sure generated key isn't debug key. */
|
|
|
|
} while (memcmp(priv, ble_sm_alg_dbg_priv_key, 32) == 0);
|
|
|
|
|
|
|
|
swap_buf(pub, pk, 32);
|
|
|
|
swap_buf(&pub[32], &pk[32], 32);
|
|
|
|
swap_in_place(priv, 32);
|
|
|
|
#endif // CONFIG_BT_LE_SM_SC_DEBUG_KEYS
|
|
|
|
return 0;
|
|
|
|
}
|
2024-01-17 02:37:13 -05:00
|
|
|
|
|
|
|
#endif // CONFIG_BT_LE_SM_LEGACY || CONFIG_BT_LE_SM_SC
|
|
|
|
#endif // (!CONFIG_BT_NIMBLE_ENABLED) && (CONFIG_BT_CONTROLLER_ENABLED)
|