2021-03-11 07:50:05 -05:00
|
|
|
// Copyright 2015-2020 Espressif Systems (Shanghai) PTE LTD
|
|
|
|
//
|
|
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
|
// you may not use this file except in compliance with the License.
|
|
|
|
// You may obtain a copy of the License at
|
|
|
|
|
|
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
//
|
|
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
// See the License for the specific language governing permissions and
|
|
|
|
// limitations under the License.
|
|
|
|
|
|
|
|
#include <stdio.h>
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include "freertos/FreeRTOS.h"
|
|
|
|
#include "freertos/semphr.h"
|
|
|
|
#include "unity.h"
|
|
|
|
#include "test_utils.h"
|
2021-06-28 00:39:39 -04:00
|
|
|
#include "test_usb_mock_classes.h"
|
2021-03-11 07:50:05 -05:00
|
|
|
#include "test_hcd_common.h"
|
|
|
|
|
2021-06-28 00:39:39 -04:00
|
|
|
// --------------------------------------------------- Test Cases ------------------------------------------------------
|
2021-03-11 07:50:05 -05:00
|
|
|
|
|
|
|
static void mock_msc_reset_req(hcd_pipe_handle_t default_pipe)
|
|
|
|
{
|
2021-06-09 09:49:08 -04:00
|
|
|
//Create URB
|
|
|
|
urb_t *urb = test_hcd_alloc_urb(0, sizeof(usb_ctrl_req_t));
|
|
|
|
usb_ctrl_req_t *ctrl_req = (usb_ctrl_req_t *)urb->transfer.data_buffer;
|
|
|
|
MOCK_MSC_SCSI_REQ_INIT_RESET(ctrl_req, MOCK_MSC_SCSI_INTF_NUMBER);
|
|
|
|
urb->transfer.num_bytes = 0;
|
|
|
|
//Enqueue, wait, dequeue, and check URB
|
|
|
|
TEST_ASSERT_EQUAL(ESP_OK, hcd_urb_enqueue(default_pipe, urb));
|
|
|
|
test_hcd_expect_pipe_event(default_pipe, HCD_PIPE_EVENT_URB_DONE);
|
|
|
|
TEST_ASSERT_EQUAL(urb, hcd_urb_dequeue(default_pipe));
|
|
|
|
TEST_ASSERT_EQUAL(USB_TRANSFER_STATUS_COMPLETED, urb->transfer.status);
|
|
|
|
//Free URB
|
|
|
|
test_hcd_free_urb(urb);
|
2021-03-11 07:50:05 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
2021-06-09 09:49:08 -04:00
|
|
|
Test HCD bulk pipe URBs
|
2021-03-11 07:50:05 -05:00
|
|
|
|
|
|
|
Purpose:
|
|
|
|
- Test that a bulk pipe can be created
|
2021-06-09 09:49:08 -04:00
|
|
|
- URBs can be created and enqueued to the bulk pipe pipe
|
|
|
|
- Bulk pipe returns HCD_PIPE_EVENT_URB_DONE for completed URBs
|
2021-03-11 07:50:05 -05:00
|
|
|
- Test utilizes a bare bones (i.e., mock) MSC class using SCSI commands
|
|
|
|
|
|
|
|
Procedure:
|
|
|
|
- Setup HCD and wait for connection
|
|
|
|
- Allocate default pipe and enumerate the device
|
2021-06-09 09:49:08 -04:00
|
|
|
- Allocate separate URBS for CBW, Data, and CSW transfers of the MSC class
|
|
|
|
- Read TEST_NUM_SECTORS_TOTAL number of sectors for the mass storage device
|
|
|
|
- Expect HCD_PIPE_EVENT_URB_DONE for each URB
|
|
|
|
- Deallocate URBs
|
2021-03-11 07:50:05 -05:00
|
|
|
- Teardown
|
|
|
|
*/
|
|
|
|
|
2021-06-09 09:49:08 -04:00
|
|
|
#define TEST_NUM_SECTORS_TOTAL 10
|
|
|
|
#define TEST_NUM_SECTORS_PER_XFER 2
|
2021-03-11 07:50:05 -05:00
|
|
|
|
2021-06-09 09:49:08 -04:00
|
|
|
TEST_CASE("Test HCD bulk pipe URBs", "[hcd][ignore]")
|
2021-03-11 07:50:05 -05:00
|
|
|
{
|
|
|
|
hcd_port_handle_t port_hdl = test_hcd_setup(); //Setup the HCD and port
|
|
|
|
usb_speed_t port_speed = test_hcd_wait_for_conn(port_hdl); //Trigger a connection
|
|
|
|
vTaskDelay(pdMS_TO_TICKS(100)); //Short delay send of SOF (for FS) or EOPs (for LS)
|
|
|
|
|
|
|
|
//Enumerate and reset MSC SCSI device
|
|
|
|
hcd_pipe_handle_t default_pipe = test_hcd_pipe_alloc(port_hdl, NULL, 0, port_speed); //Create a default pipe (using a NULL EP descriptor)
|
2021-06-09 09:49:08 -04:00
|
|
|
uint8_t dev_addr = test_hcd_enum_device(default_pipe);
|
2021-03-11 07:50:05 -05:00
|
|
|
mock_msc_reset_req(default_pipe);
|
|
|
|
|
|
|
|
//Create BULK IN and BULK OUT pipes for SCSI
|
2021-06-28 00:39:39 -04:00
|
|
|
hcd_pipe_handle_t bulk_out_pipe = test_hcd_pipe_alloc(port_hdl, &mock_msc_scsi_bulk_out_ep_desc, dev_addr, port_speed);
|
|
|
|
hcd_pipe_handle_t bulk_in_pipe = test_hcd_pipe_alloc(port_hdl, &mock_msc_scsi_bulk_in_ep_desc, dev_addr, port_speed);
|
2021-06-09 09:49:08 -04:00
|
|
|
//Create URBs for CBW, Data, and CSW transport. IN Buffer sizes are rounded up to nearest MPS
|
|
|
|
urb_t *urb_cbw = test_hcd_alloc_urb(0, sizeof(mock_msc_bulk_cbw_t));
|
|
|
|
urb_t *urb_data = test_hcd_alloc_urb(0, TEST_NUM_SECTORS_PER_XFER * MOCK_MSC_SCSI_SECTOR_SIZE);
|
2021-06-28 00:39:39 -04:00
|
|
|
urb_t *urb_csw = test_hcd_alloc_urb(0, sizeof(mock_msc_bulk_csw_t) + (mock_msc_scsi_bulk_in_ep_desc.wMaxPacketSize - (sizeof(mock_msc_bulk_csw_t) % mock_msc_scsi_bulk_in_ep_desc.wMaxPacketSize)));
|
2021-06-09 09:49:08 -04:00
|
|
|
urb_cbw->transfer.num_bytes = sizeof(mock_msc_bulk_cbw_t);
|
|
|
|
urb_data->transfer.num_bytes = TEST_NUM_SECTORS_PER_XFER * MOCK_MSC_SCSI_SECTOR_SIZE;
|
2021-06-28 00:39:39 -04:00
|
|
|
urb_csw->transfer.num_bytes = sizeof(mock_msc_bulk_csw_t) + (mock_msc_scsi_bulk_in_ep_desc.wMaxPacketSize - (sizeof(mock_msc_bulk_csw_t) % mock_msc_scsi_bulk_in_ep_desc.wMaxPacketSize));
|
2021-03-11 07:50:05 -05:00
|
|
|
|
2021-06-09 09:49:08 -04:00
|
|
|
for (int block_num = 0; block_num < TEST_NUM_SECTORS_TOTAL; block_num += TEST_NUM_SECTORS_PER_XFER) {
|
|
|
|
//Initialize CBW URB, then send it on the BULK OUT pipe
|
|
|
|
mock_msc_scsi_init_cbw((mock_msc_bulk_cbw_t *)urb_cbw->transfer.data_buffer, true, block_num, TEST_NUM_SECTORS_PER_XFER, 0xAAAAAAAA);
|
|
|
|
TEST_ASSERT_EQUAL(ESP_OK, hcd_urb_enqueue(bulk_out_pipe, urb_cbw));
|
|
|
|
test_hcd_expect_pipe_event(bulk_out_pipe, HCD_PIPE_EVENT_URB_DONE);
|
|
|
|
TEST_ASSERT_EQUAL(urb_cbw, hcd_urb_dequeue(bulk_out_pipe));
|
|
|
|
TEST_ASSERT_EQUAL(USB_TRANSFER_STATUS_COMPLETED, urb_cbw->transfer.status);
|
2021-03-11 07:50:05 -05:00
|
|
|
//Read data through BULK IN pipe
|
2021-06-09 09:49:08 -04:00
|
|
|
TEST_ASSERT_EQUAL(ESP_OK, hcd_urb_enqueue(bulk_in_pipe, urb_data));
|
|
|
|
test_hcd_expect_pipe_event(bulk_in_pipe, HCD_PIPE_EVENT_URB_DONE);
|
|
|
|
TEST_ASSERT_EQUAL(urb_data, hcd_urb_dequeue(bulk_in_pipe));
|
|
|
|
TEST_ASSERT_EQUAL(USB_TRANSFER_STATUS_COMPLETED, urb_data->transfer.status);
|
2021-03-11 07:50:05 -05:00
|
|
|
//Read the CSW through BULK IN pipe
|
2021-06-09 09:49:08 -04:00
|
|
|
TEST_ASSERT_EQUAL(ESP_OK, hcd_urb_enqueue(bulk_in_pipe, urb_csw));
|
|
|
|
test_hcd_expect_pipe_event(bulk_in_pipe, HCD_PIPE_EVENT_URB_DONE);
|
|
|
|
TEST_ASSERT_EQUAL(urb_csw, hcd_urb_dequeue(bulk_in_pipe));
|
|
|
|
TEST_ASSERT_EQUAL(USB_TRANSFER_STATUS_COMPLETED, urb_data->transfer.status);
|
|
|
|
TEST_ASSERT_EQUAL(sizeof(mock_msc_bulk_csw_t), urb_csw->transfer.actual_num_bytes);
|
|
|
|
TEST_ASSERT_EQUAL(true, mock_msc_scsi_check_csw((mock_msc_bulk_csw_t *)urb_csw->transfer.data_buffer, 0xAAAAAAAA));
|
2021-03-11 07:50:05 -05:00
|
|
|
//Print the read data
|
2021-06-09 09:49:08 -04:00
|
|
|
printf("Block %d to %d:\n", block_num, block_num + TEST_NUM_SECTORS_PER_XFER);
|
|
|
|
for (int i = 0; i < urb_data->transfer.actual_num_bytes; i++) {
|
|
|
|
printf("0x%02x,", ((char *)urb_data->transfer.data_buffer)[i]);
|
2021-03-11 07:50:05 -05:00
|
|
|
}
|
|
|
|
printf("\n\n");
|
|
|
|
}
|
|
|
|
|
2021-06-09 09:49:08 -04:00
|
|
|
test_hcd_free_urb(urb_cbw);
|
|
|
|
test_hcd_free_urb(urb_data);
|
|
|
|
test_hcd_free_urb(urb_csw);
|
2021-03-11 07:50:05 -05:00
|
|
|
test_hcd_pipe_free(bulk_out_pipe);
|
|
|
|
test_hcd_pipe_free(bulk_in_pipe);
|
|
|
|
test_hcd_pipe_free(default_pipe);
|
|
|
|
//Cleanup
|
|
|
|
test_hcd_wait_for_disconn(port_hdl, false);
|
|
|
|
test_hcd_teardown(port_hdl);
|
|
|
|
}
|