Marius Vikhammer 57442c38bd core: fix cases where riscv SP were not 16 byte aligned
RISC-V stack pointer should always be 16 byte aligned, but for some cases where
we were doing manual SP manipulation this was not always the case.
2021-06-02 16:02:10 +08:00
..
2021-04-07 06:40:28 +08:00
2016-08-17 23:08:22 +08:00
2016-08-17 23:08:22 +08:00
2021-01-12 14:05:08 +08:00
2021-01-12 14:05:08 +08:00
2018-09-03 04:39:45 +00:00
2021-01-12 14:05:08 +08:00
2020-11-13 07:49:11 +11:00
2019-07-02 17:17:18 +02:00
2020-11-13 07:49:11 +11:00