esp-idf/components
Ivan Grokhotkov f78c96a3d7 bootloader: check previously used clock frequency at run time
In the situation when bootloader was compiled for 240MHz, and app was
compiled for 160MHz, and the chip is a revision 0 chip, the
bootloader will assume that the application has also been running at
240MHz. This will cause the chip to lock up later. Modify this to use
a run time check of DPORT_CPUPERIOD_SEL, which indicates which of the
PLL frequencies was used.

Closes https://github.com/espressif/esp-idf/issues/2731.
2019-02-28 20:38:31 +08:00
..
2018-09-11 09:44:12 +08:00
2018-09-13 08:56:59 +08:00
2018-10-20 12:07:24 +08:00
2019-01-23 17:02:02 +08:00
2018-10-20 12:07:24 +08:00
2018-09-11 09:44:12 +08:00
2018-09-11 09:44:12 +08:00
2018-09-11 09:44:12 +08:00
2019-01-02 22:48:19 +08:00
2018-11-26 15:55:17 +11:00
2018-09-11 09:44:12 +08:00
2018-10-20 12:07:24 +08:00