mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
632 lines
29 KiB
C
632 lines
29 KiB
C
// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
//
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
#ifndef _SOC_APB_SARADC_REG_H_
|
|
#define _SOC_APB_SARADC_REG_H_
|
|
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
#include "soc.h"
|
|
#define APB_SARADC_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x000)
|
|
/* APB_SARADC_WAIT_ARB_CYCLE : R/W ;bitpos:[31:30] ;default: 2'd1 ; */
|
|
/*description: wait arbit signal stable after sar_done*/
|
|
#define APB_SARADC_WAIT_ARB_CYCLE 0x00000003
|
|
#define APB_SARADC_WAIT_ARB_CYCLE_M ((APB_SARADC_WAIT_ARB_CYCLE_V)<<(APB_SARADC_WAIT_ARB_CYCLE_S))
|
|
#define APB_SARADC_WAIT_ARB_CYCLE_V 0x3
|
|
#define APB_SARADC_WAIT_ARB_CYCLE_S 30
|
|
/* APB_SARADC_XPD_SAR_FORCE : R/W ;bitpos:[28:27] ;default: 2'd0 ; */
|
|
/*description: force option to xpd sar blocks*/
|
|
#define APB_SARADC_XPD_SAR_FORCE 0x00000003
|
|
#define APB_SARADC_XPD_SAR_FORCE_M ((APB_SARADC_XPD_SAR_FORCE_V)<<(APB_SARADC_XPD_SAR_FORCE_S))
|
|
#define APB_SARADC_XPD_SAR_FORCE_V 0x3
|
|
#define APB_SARADC_XPD_SAR_FORCE_S 27
|
|
/* APB_SARADC_SAR_PATT_P_CLEAR : R/W ;bitpos:[23] ;default: 1'd0 ; */
|
|
/*description: clear the pointer of pattern table for DIG ADC1 CTRL*/
|
|
#define APB_SARADC_SAR_PATT_P_CLEAR (BIT(23))
|
|
#define APB_SARADC_SAR_PATT_P_CLEAR_M (BIT(23))
|
|
#define APB_SARADC_SAR_PATT_P_CLEAR_V 0x1
|
|
#define APB_SARADC_SAR_PATT_P_CLEAR_S 23
|
|
/* APB_SARADC_SAR_PATT_LEN : R/W ;bitpos:[17:15] ;default: 3'd7 ; */
|
|
/*description: 0 ~ 15 means length 1 ~ 16*/
|
|
#define APB_SARADC_SAR_PATT_LEN 0x00000007
|
|
#define APB_SARADC_SAR_PATT_LEN_M ((APB_SARADC_SAR_PATT_LEN_V)<<(APB_SARADC_SAR_PATT_LEN_S))
|
|
#define APB_SARADC_SAR_PATT_LEN_V 0x7
|
|
#define APB_SARADC_SAR_PATT_LEN_S 15
|
|
/* APB_SARADC_SAR_CLK_DIV : R/W ;bitpos:[14:7] ;default: 8'd4 ; */
|
|
/*description: SAR clock divider*/
|
|
#define APB_SARADC_SAR_CLK_DIV 0x000000FF
|
|
#define APB_SARADC_SAR_CLK_DIV_M ((APB_SARADC_SAR_CLK_DIV_V)<<(APB_SARADC_SAR_CLK_DIV_S))
|
|
#define APB_SARADC_SAR_CLK_DIV_V 0xFF
|
|
#define APB_SARADC_SAR_CLK_DIV_S 7
|
|
/* APB_SARADC_SAR_CLK_GATED : R/W ;bitpos:[6] ;default: 1'b1 ; */
|
|
/*description: */
|
|
#define APB_SARADC_SAR_CLK_GATED (BIT(6))
|
|
#define APB_SARADC_SAR_CLK_GATED_M (BIT(6))
|
|
#define APB_SARADC_SAR_CLK_GATED_V 0x1
|
|
#define APB_SARADC_SAR_CLK_GATED_S 6
|
|
/* APB_SARADC_START : R/W ;bitpos:[1] ;default: 1'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_START (BIT(1))
|
|
#define APB_SARADC_START_M (BIT(1))
|
|
#define APB_SARADC_START_V 0x1
|
|
#define APB_SARADC_START_S 1
|
|
/* APB_SARADC_START_FORCE : R/W ;bitpos:[0] ;default: 1'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_START_FORCE (BIT(0))
|
|
#define APB_SARADC_START_FORCE_M (BIT(0))
|
|
#define APB_SARADC_START_FORCE_V 0x1
|
|
#define APB_SARADC_START_FORCE_S 0
|
|
|
|
#define APB_SARADC_CTRL2_REG (DR_REG_APB_SARADC_BASE + 0x004)
|
|
/* APB_SARADC_TIMER_EN : R/W ;bitpos:[24] ;default: 1'd0 ; */
|
|
/*description: to enable saradc timer trigger*/
|
|
#define APB_SARADC_TIMER_EN (BIT(24))
|
|
#define APB_SARADC_TIMER_EN_M (BIT(24))
|
|
#define APB_SARADC_TIMER_EN_V 0x1
|
|
#define APB_SARADC_TIMER_EN_S 24
|
|
/* APB_SARADC_TIMER_TARGET : R/W ;bitpos:[23:12] ;default: 12'd10 ; */
|
|
/*description: to set saradc timer target*/
|
|
#define APB_SARADC_TIMER_TARGET 0x00000FFF
|
|
#define APB_SARADC_TIMER_TARGET_M ((APB_SARADC_TIMER_TARGET_V)<<(APB_SARADC_TIMER_TARGET_S))
|
|
#define APB_SARADC_TIMER_TARGET_V 0xFFF
|
|
#define APB_SARADC_TIMER_TARGET_S 12
|
|
/* APB_SARADC_SAR2_INV : R/W ;bitpos:[10] ;default: 1'd0 ; */
|
|
/*description: 1: data to DIG ADC2 CTRL is inverted otherwise not*/
|
|
#define APB_SARADC_SAR2_INV (BIT(10))
|
|
#define APB_SARADC_SAR2_INV_M (BIT(10))
|
|
#define APB_SARADC_SAR2_INV_V 0x1
|
|
#define APB_SARADC_SAR2_INV_S 10
|
|
/* APB_SARADC_SAR1_INV : R/W ;bitpos:[9] ;default: 1'd0 ; */
|
|
/*description: 1: data to DIG ADC1 CTRL is inverted otherwise not*/
|
|
#define APB_SARADC_SAR1_INV (BIT(9))
|
|
#define APB_SARADC_SAR1_INV_M (BIT(9))
|
|
#define APB_SARADC_SAR1_INV_V 0x1
|
|
#define APB_SARADC_SAR1_INV_S 9
|
|
/* APB_SARADC_MAX_MEAS_NUM : R/W ;bitpos:[8:1] ;default: 8'd255 ; */
|
|
/*description: max conversion number*/
|
|
#define APB_SARADC_MAX_MEAS_NUM 0x000000FF
|
|
#define APB_SARADC_MAX_MEAS_NUM_M ((APB_SARADC_MAX_MEAS_NUM_V)<<(APB_SARADC_MAX_MEAS_NUM_S))
|
|
#define APB_SARADC_MAX_MEAS_NUM_V 0xFF
|
|
#define APB_SARADC_MAX_MEAS_NUM_S 1
|
|
/* APB_SARADC_MEAS_NUM_LIMIT : R/W ;bitpos:[0] ;default: 1'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_MEAS_NUM_LIMIT (BIT(0))
|
|
#define APB_SARADC_MEAS_NUM_LIMIT_M (BIT(0))
|
|
#define APB_SARADC_MEAS_NUM_LIMIT_V 0x1
|
|
#define APB_SARADC_MEAS_NUM_LIMIT_S 0
|
|
|
|
#define APB_SARADC_FILTER_CTRL1_REG (DR_REG_APB_SARADC_BASE + 0x008)
|
|
/* APB_SARADC_FILTER_FACTOR0 : R/W ;bitpos:[31:29] ;default: 3'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_FILTER_FACTOR0 0x00000007
|
|
#define APB_SARADC_FILTER_FACTOR0_M ((APB_SARADC_FILTER_FACTOR0_V)<<(APB_SARADC_FILTER_FACTOR0_S))
|
|
#define APB_SARADC_FILTER_FACTOR0_V 0x7
|
|
#define APB_SARADC_FILTER_FACTOR0_S 29
|
|
/* APB_SARADC_FILTER_FACTOR1 : R/W ;bitpos:[28:26] ;default: 3'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_FILTER_FACTOR1 0x00000007
|
|
#define APB_SARADC_FILTER_FACTOR1_M ((APB_SARADC_FILTER_FACTOR1_V)<<(APB_SARADC_FILTER_FACTOR1_S))
|
|
#define APB_SARADC_FILTER_FACTOR1_V 0x7
|
|
#define APB_SARADC_FILTER_FACTOR1_S 26
|
|
|
|
#define APB_SARADC_FSM_WAIT_REG (DR_REG_APB_SARADC_BASE + 0x00C)
|
|
/* APB_SARADC_STANDBY_WAIT : R/W ;bitpos:[23:16] ;default: 8'd255 ; */
|
|
/*description: */
|
|
#define APB_SARADC_STANDBY_WAIT 0x000000FF
|
|
#define APB_SARADC_STANDBY_WAIT_M ((APB_SARADC_STANDBY_WAIT_V)<<(APB_SARADC_STANDBY_WAIT_S))
|
|
#define APB_SARADC_STANDBY_WAIT_V 0xFF
|
|
#define APB_SARADC_STANDBY_WAIT_S 16
|
|
/* APB_SARADC_RSTB_WAIT : R/W ;bitpos:[15:8] ;default: 8'd8 ; */
|
|
/*description: */
|
|
#define APB_SARADC_RSTB_WAIT 0x000000FF
|
|
#define APB_SARADC_RSTB_WAIT_M ((APB_SARADC_RSTB_WAIT_V)<<(APB_SARADC_RSTB_WAIT_S))
|
|
#define APB_SARADC_RSTB_WAIT_V 0xFF
|
|
#define APB_SARADC_RSTB_WAIT_S 8
|
|
/* APB_SARADC_XPD_WAIT : R/W ;bitpos:[7:0] ;default: 8'd8 ; */
|
|
/*description: */
|
|
#define APB_SARADC_XPD_WAIT 0x000000FF
|
|
#define APB_SARADC_XPD_WAIT_M ((APB_SARADC_XPD_WAIT_V)<<(APB_SARADC_XPD_WAIT_S))
|
|
#define APB_SARADC_XPD_WAIT_V 0xFF
|
|
#define APB_SARADC_XPD_WAIT_S 0
|
|
|
|
#define APB_SARADC_SAR1_STATUS_REG (DR_REG_APB_SARADC_BASE + 0x010)
|
|
/* APB_SARADC_SAR1_STATUS : RO ;bitpos:[31:0] ;default: 32'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_SAR1_STATUS 0xFFFFFFFF
|
|
#define APB_SARADC_SAR1_STATUS_M ((APB_SARADC_SAR1_STATUS_V)<<(APB_SARADC_SAR1_STATUS_S))
|
|
#define APB_SARADC_SAR1_STATUS_V 0xFFFFFFFF
|
|
#define APB_SARADC_SAR1_STATUS_S 0
|
|
|
|
#define APB_SARADC_SAR2_STATUS_REG (DR_REG_APB_SARADC_BASE + 0x014)
|
|
/* APB_SARADC_SAR2_STATUS : RO ;bitpos:[31:0] ;default: 32'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_SAR2_STATUS 0xFFFFFFFF
|
|
#define APB_SARADC_SAR2_STATUS_M ((APB_SARADC_SAR2_STATUS_V)<<(APB_SARADC_SAR2_STATUS_S))
|
|
#define APB_SARADC_SAR2_STATUS_V 0xFFFFFFFF
|
|
#define APB_SARADC_SAR2_STATUS_S 0
|
|
|
|
#define APB_SARADC_SAR_PATT_TAB1_REG (DR_REG_APB_SARADC_BASE + 0x018)
|
|
/* APB_SARADC_SAR_PATT_TAB1 : R/W ;bitpos:[23:0] ;default: 24'h0 ; */
|
|
/*description: item 0 ~ 3 for pattern table 1 (each item one byte)*/
|
|
#define APB_SARADC_SAR_PATT_TAB1 0x00FFFFFF
|
|
#define APB_SARADC_SAR_PATT_TAB1_M ((APB_SARADC_SAR_PATT_TAB1_V)<<(APB_SARADC_SAR_PATT_TAB1_S))
|
|
#define APB_SARADC_SAR_PATT_TAB1_V 0xFFFFFF
|
|
#define APB_SARADC_SAR_PATT_TAB1_S 0
|
|
|
|
#define APB_SARADC_SAR_PATT_TAB2_REG (DR_REG_APB_SARADC_BASE + 0x01C)
|
|
/* APB_SARADC_SAR_PATT_TAB2 : R/W ;bitpos:[23:0] ;default: 24'h0 ; */
|
|
/*description: Item 4 ~ 7 for pattern table 1 (each item one byte)*/
|
|
#define APB_SARADC_SAR_PATT_TAB2 0x00FFFFFF
|
|
#define APB_SARADC_SAR_PATT_TAB2_M ((APB_SARADC_SAR_PATT_TAB2_V)<<(APB_SARADC_SAR_PATT_TAB2_S))
|
|
#define APB_SARADC_SAR_PATT_TAB2_V 0xFFFFFF
|
|
#define APB_SARADC_SAR_PATT_TAB2_S 0
|
|
|
|
#define APB_SARADC_ONETIME_SAMPLE_REG (DR_REG_APB_SARADC_BASE + 0x020)
|
|
/* APB_SARADC1_ONETIME_SAMPLE : R/W ;bitpos:[31] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC1_ONETIME_SAMPLE (BIT(31))
|
|
#define APB_SARADC1_ONETIME_SAMPLE_M (BIT(31))
|
|
#define APB_SARADC1_ONETIME_SAMPLE_V 0x1
|
|
#define APB_SARADC1_ONETIME_SAMPLE_S 31
|
|
/* APB_SARADC2_ONETIME_SAMPLE : R/W ;bitpos:[30] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC2_ONETIME_SAMPLE (BIT(30))
|
|
#define APB_SARADC2_ONETIME_SAMPLE_M (BIT(30))
|
|
#define APB_SARADC2_ONETIME_SAMPLE_V 0x1
|
|
#define APB_SARADC2_ONETIME_SAMPLE_S 30
|
|
/* APB_SARADC_ONETIME_START : R/W ;bitpos:[29] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ONETIME_START (BIT(29))
|
|
#define APB_SARADC_ONETIME_START_M (BIT(29))
|
|
#define APB_SARADC_ONETIME_START_V 0x1
|
|
#define APB_SARADC_ONETIME_START_S 29
|
|
/* APB_SARADC_ONETIME_CHANNEL : R/W ;bitpos:[28:25] ;default: 4'd13 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ONETIME_CHANNEL 0x0000000F
|
|
#define APB_SARADC_ONETIME_CHANNEL_M ((APB_SARADC_ONETIME_CHANNEL_V)<<(APB_SARADC_ONETIME_CHANNEL_S))
|
|
#define APB_SARADC_ONETIME_CHANNEL_V 0xF
|
|
#define APB_SARADC_ONETIME_CHANNEL_S 25
|
|
/* APB_SARADC_ONETIME_ATTEN : R/W ;bitpos:[24:23] ;default: 2'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ONETIME_ATTEN 0x00000003
|
|
#define APB_SARADC_ONETIME_ATTEN_M ((APB_SARADC_ONETIME_ATTEN_V)<<(APB_SARADC_ONETIME_ATTEN_S))
|
|
#define APB_SARADC_ONETIME_ATTEN_V 0x3
|
|
#define APB_SARADC_ONETIME_ATTEN_S 23
|
|
|
|
#define APB_SARADC_APB_ADC_ARB_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x024)
|
|
/* APB_SARADC_ADC_ARB_FIX_PRIORITY : R/W ;bitpos:[12] ;default: 1'b0 ; */
|
|
/*description: adc2 arbiter uses fixed priority*/
|
|
#define APB_SARADC_ADC_ARB_FIX_PRIORITY (BIT(12))
|
|
#define APB_SARADC_ADC_ARB_FIX_PRIORITY_M (BIT(12))
|
|
#define APB_SARADC_ADC_ARB_FIX_PRIORITY_V 0x1
|
|
#define APB_SARADC_ADC_ARB_FIX_PRIORITY_S 12
|
|
/* APB_SARADC_ADC_ARB_WIFI_PRIORITY : R/W ;bitpos:[11:10] ;default: 2'd2 ; */
|
|
/*description: Set adc2 arbiter wifi priority*/
|
|
#define APB_SARADC_ADC_ARB_WIFI_PRIORITY 0x00000003
|
|
#define APB_SARADC_ADC_ARB_WIFI_PRIORITY_M ((APB_SARADC_ADC_ARB_WIFI_PRIORITY_V)<<(APB_SARADC_ADC_ARB_WIFI_PRIORITY_S))
|
|
#define APB_SARADC_ADC_ARB_WIFI_PRIORITY_V 0x3
|
|
#define APB_SARADC_ADC_ARB_WIFI_PRIORITY_S 10
|
|
/* APB_SARADC_ADC_ARB_RTC_PRIORITY : R/W ;bitpos:[9:8] ;default: 2'd1 ; */
|
|
/*description: Set adc2 arbiter rtc priority*/
|
|
#define APB_SARADC_ADC_ARB_RTC_PRIORITY 0x00000003
|
|
#define APB_SARADC_ADC_ARB_RTC_PRIORITY_M ((APB_SARADC_ADC_ARB_RTC_PRIORITY_V)<<(APB_SARADC_ADC_ARB_RTC_PRIORITY_S))
|
|
#define APB_SARADC_ADC_ARB_RTC_PRIORITY_V 0x3
|
|
#define APB_SARADC_ADC_ARB_RTC_PRIORITY_S 8
|
|
/* APB_SARADC_ADC_ARB_APB_PRIORITY : R/W ;bitpos:[7:6] ;default: 2'd0 ; */
|
|
/*description: Set adc2 arbiterapb priority*/
|
|
#define APB_SARADC_ADC_ARB_APB_PRIORITY 0x00000003
|
|
#define APB_SARADC_ADC_ARB_APB_PRIORITY_M ((APB_SARADC_ADC_ARB_APB_PRIORITY_V)<<(APB_SARADC_ADC_ARB_APB_PRIORITY_S))
|
|
#define APB_SARADC_ADC_ARB_APB_PRIORITY_V 0x3
|
|
#define APB_SARADC_ADC_ARB_APB_PRIORITY_S 6
|
|
/* APB_SARADC_ADC_ARB_GRANT_FORCE : R/W ;bitpos:[5] ;default: 1'b0 ; */
|
|
/*description: adc2 arbiter force grant*/
|
|
#define APB_SARADC_ADC_ARB_GRANT_FORCE (BIT(5))
|
|
#define APB_SARADC_ADC_ARB_GRANT_FORCE_M (BIT(5))
|
|
#define APB_SARADC_ADC_ARB_GRANT_FORCE_V 0x1
|
|
#define APB_SARADC_ADC_ARB_GRANT_FORCE_S 5
|
|
/* APB_SARADC_ADC_ARB_WIFI_FORCE : R/W ;bitpos:[4] ;default: 1'b0 ; */
|
|
/*description: adc2 arbiter force to enable wifi controller*/
|
|
#define APB_SARADC_ADC_ARB_WIFI_FORCE (BIT(4))
|
|
#define APB_SARADC_ADC_ARB_WIFI_FORCE_M (BIT(4))
|
|
#define APB_SARADC_ADC_ARB_WIFI_FORCE_V 0x1
|
|
#define APB_SARADC_ADC_ARB_WIFI_FORCE_S 4
|
|
/* APB_SARADC_ADC_ARB_RTC_FORCE : R/W ;bitpos:[3] ;default: 1'b0 ; */
|
|
/*description: adc2 arbiter force to enable rtc controller*/
|
|
#define APB_SARADC_ADC_ARB_RTC_FORCE (BIT(3))
|
|
#define APB_SARADC_ADC_ARB_RTC_FORCE_M (BIT(3))
|
|
#define APB_SARADC_ADC_ARB_RTC_FORCE_V 0x1
|
|
#define APB_SARADC_ADC_ARB_RTC_FORCE_S 3
|
|
/* APB_SARADC_ADC_ARB_APB_FORCE : R/W ;bitpos:[2] ;default: 1'b0 ; */
|
|
/*description: adc2 arbiter force to enableapb controller*/
|
|
#define APB_SARADC_ADC_ARB_APB_FORCE (BIT(2))
|
|
#define APB_SARADC_ADC_ARB_APB_FORCE_M (BIT(2))
|
|
#define APB_SARADC_ADC_ARB_APB_FORCE_V 0x1
|
|
#define APB_SARADC_ADC_ARB_APB_FORCE_S 2
|
|
|
|
#define APB_SARADC_FILTER_CTRL0_REG (DR_REG_APB_SARADC_BASE + 0x028)
|
|
/* APB_SARADC_FILTER_RESET : R/W ;bitpos:[31] ;default: 1'b0 ; */
|
|
/*description: enable apb_adc1_filter*/
|
|
#define APB_SARADC_FILTER_RESET (BIT(31))
|
|
#define APB_SARADC_FILTER_RESET_M (BIT(31))
|
|
#define APB_SARADC_FILTER_RESET_V 0x1
|
|
#define APB_SARADC_FILTER_RESET_S 31
|
|
/* APB_SARADC_FILTER_CHANNEL0 : R/W ;bitpos:[25:22] ;default: 4'd13 ; */
|
|
/*description: apb_adc1_filter_factor*/
|
|
#define APB_SARADC_FILTER_CHANNEL0 0x0000000F
|
|
#define APB_SARADC_FILTER_CHANNEL0_M ((APB_SARADC_FILTER_CHANNEL0_V)<<(APB_SARADC_FILTER_CHANNEL0_S))
|
|
#define APB_SARADC_FILTER_CHANNEL0_V 0xF
|
|
#define APB_SARADC_FILTER_CHANNEL0_S 22
|
|
/* APB_SARADC_FILTER_CHANNEL1 : R/W ;bitpos:[21:18] ;default: 4'd13 ; */
|
|
/*description: */
|
|
#define APB_SARADC_FILTER_CHANNEL1 0x0000000F
|
|
#define APB_SARADC_FILTER_CHANNEL1_M ((APB_SARADC_FILTER_CHANNEL1_V)<<(APB_SARADC_FILTER_CHANNEL1_S))
|
|
#define APB_SARADC_FILTER_CHANNEL1_V 0xF
|
|
#define APB_SARADC_FILTER_CHANNEL1_S 18
|
|
|
|
#define APB_SARADC_1_DATA_STATUS_REG (DR_REG_APB_SARADC_BASE + 0x02C)
|
|
/* APB_SARADC_ADC1_DATA : RO ;bitpos:[16:0] ;default: 17'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC1_DATA 0x0001FFFF
|
|
#define APB_SARADC_ADC1_DATA_M ((APB_SARADC_ADC1_DATA_V)<<(APB_SARADC_ADC1_DATA_S))
|
|
#define APB_SARADC_ADC1_DATA_V 0x1FFFF
|
|
#define APB_SARADC_ADC1_DATA_S 0
|
|
|
|
#define APB_SARADC_2_DATA_STATUS_REG (DR_REG_APB_SARADC_BASE + 0x030)
|
|
/* APB_SARADC_ADC2_DATA : RO ;bitpos:[16:0] ;default: 17'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC2_DATA 0x0001FFFF
|
|
#define APB_SARADC_ADC2_DATA_M ((APB_SARADC_ADC2_DATA_V)<<(APB_SARADC_ADC2_DATA_S))
|
|
#define APB_SARADC_ADC2_DATA_V 0x1FFFF
|
|
#define APB_SARADC_ADC2_DATA_S 0
|
|
|
|
#define APB_SARADC_THRES0_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x034)
|
|
/* APB_SARADC_THRES0_LOW : R/W ;bitpos:[30:18] ;default: 13'd0 ; */
|
|
/*description: saradc1's thres0 monitor thres*/
|
|
#define APB_SARADC_THRES0_LOW 0x00001FFF
|
|
#define APB_SARADC_THRES0_LOW_M ((APB_SARADC_THRES0_LOW_V)<<(APB_SARADC_THRES0_LOW_S))
|
|
#define APB_SARADC_THRES0_LOW_V 0x1FFF
|
|
#define APB_SARADC_THRES0_LOW_S 18
|
|
/* APB_SARADC_THRES0_HIGH : R/W ;bitpos:[17:5] ;default: 13'h1fff ; */
|
|
/*description: saradc1's thres0 monitor thres*/
|
|
#define APB_SARADC_THRES0_HIGH 0x00001FFF
|
|
#define APB_SARADC_THRES0_HIGH_M ((APB_SARADC_THRES0_HIGH_V)<<(APB_SARADC_THRES0_HIGH_S))
|
|
#define APB_SARADC_THRES0_HIGH_V 0x1FFF
|
|
#define APB_SARADC_THRES0_HIGH_S 5
|
|
/* APB_SARADC_THRES0_CHANNEL : R/W ;bitpos:[3:0] ;default: 4'd13 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_CHANNEL 0x0000000F
|
|
#define APB_SARADC_THRES0_CHANNEL_M ((APB_SARADC_THRES0_CHANNEL_V)<<(APB_SARADC_THRES0_CHANNEL_S))
|
|
#define APB_SARADC_THRES0_CHANNEL_V 0xF
|
|
#define APB_SARADC_THRES0_CHANNEL_S 0
|
|
|
|
#define APB_SARADC_THRES1_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x038)
|
|
/* APB_SARADC_THRES1_LOW : R/W ;bitpos:[30:18] ;default: 13'd0 ; */
|
|
/*description: saradc1's thres0 monitor thres*/
|
|
#define APB_SARADC_THRES1_LOW 0x00001FFF
|
|
#define APB_SARADC_THRES1_LOW_M ((APB_SARADC_THRES1_LOW_V)<<(APB_SARADC_THRES1_LOW_S))
|
|
#define APB_SARADC_THRES1_LOW_V 0x1FFF
|
|
#define APB_SARADC_THRES1_LOW_S 18
|
|
/* APB_SARADC_THRES1_HIGH : R/W ;bitpos:[17:5] ;default: 13'h1fff ; */
|
|
/*description: saradc1's thres0 monitor thres*/
|
|
#define APB_SARADC_THRES1_HIGH 0x00001FFF
|
|
#define APB_SARADC_THRES1_HIGH_M ((APB_SARADC_THRES1_HIGH_V)<<(APB_SARADC_THRES1_HIGH_S))
|
|
#define APB_SARADC_THRES1_HIGH_V 0x1FFF
|
|
#define APB_SARADC_THRES1_HIGH_S 5
|
|
/* APB_SARADC_THRES1_CHANNEL : R/W ;bitpos:[3:0] ;default: 4'd13 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_CHANNEL 0x0000000F
|
|
#define APB_SARADC_THRES1_CHANNEL_M ((APB_SARADC_THRES1_CHANNEL_V)<<(APB_SARADC_THRES1_CHANNEL_S))
|
|
#define APB_SARADC_THRES1_CHANNEL_V 0xF
|
|
#define APB_SARADC_THRES1_CHANNEL_S 0
|
|
|
|
#define APB_SARADC_THRES_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x03C)
|
|
/* APB_SARADC_THRES0_EN : R/W ;bitpos:[31] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_EN (BIT(31))
|
|
#define APB_SARADC_THRES0_EN_M (BIT(31))
|
|
#define APB_SARADC_THRES0_EN_V 0x1
|
|
#define APB_SARADC_THRES0_EN_S 31
|
|
/* APB_SARADC_THRES1_EN : R/W ;bitpos:[30] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_EN (BIT(30))
|
|
#define APB_SARADC_THRES1_EN_M (BIT(30))
|
|
#define APB_SARADC_THRES1_EN_V 0x1
|
|
#define APB_SARADC_THRES1_EN_S 30
|
|
/*description: */
|
|
#define APB_SARADC_THRES_ALL_EN (BIT(27))
|
|
#define APB_SARADC_THRES_ALL_EN_M (BIT(27))
|
|
#define APB_SARADC_THRES_ALL_EN_V 0x1
|
|
#define APB_SARADC_THRES_ALL_EN_S 27
|
|
|
|
#define APB_SARADC_INT_ENA_REG (DR_REG_APB_SARADC_BASE + 0x040)
|
|
/* APB_SARADC_ADC1_DONE_INT_ENA : R/W ;bitpos:[31] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC1_DONE_INT_ENA (BIT(31))
|
|
#define APB_SARADC_ADC1_DONE_INT_ENA_M (BIT(31))
|
|
#define APB_SARADC_ADC1_DONE_INT_ENA_V 0x1
|
|
#define APB_SARADC_ADC1_DONE_INT_ENA_S 31
|
|
/* APB_SARADC_ADC2_DONE_INT_ENA : R/W ;bitpos:[30] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC2_DONE_INT_ENA (BIT(30))
|
|
#define APB_SARADC_ADC2_DONE_INT_ENA_M (BIT(30))
|
|
#define APB_SARADC_ADC2_DONE_INT_ENA_V 0x1
|
|
#define APB_SARADC_ADC2_DONE_INT_ENA_S 30
|
|
/* APB_SARADC_THRES0_HIGH_INT_ENA : R/W ;bitpos:[29] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_HIGH_INT_ENA (BIT(29))
|
|
#define APB_SARADC_THRES0_HIGH_INT_ENA_M (BIT(29))
|
|
#define APB_SARADC_THRES0_HIGH_INT_ENA_V 0x1
|
|
#define APB_SARADC_THRES0_HIGH_INT_ENA_S 29
|
|
/* APB_SARADC_THRES1_HIGH_INT_ENA : R/W ;bitpos:[28] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_HIGH_INT_ENA (BIT(28))
|
|
#define APB_SARADC_THRES1_HIGH_INT_ENA_M (BIT(28))
|
|
#define APB_SARADC_THRES1_HIGH_INT_ENA_V 0x1
|
|
#define APB_SARADC_THRES1_HIGH_INT_ENA_S 28
|
|
/* APB_SARADC_THRES0_LOW_INT_ENA : R/W ;bitpos:[27] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_LOW_INT_ENA (BIT(27))
|
|
#define APB_SARADC_THRES0_LOW_INT_ENA_M (BIT(27))
|
|
#define APB_SARADC_THRES0_LOW_INT_ENA_V 0x1
|
|
#define APB_SARADC_THRES0_LOW_INT_ENA_S 27
|
|
/* APB_SARADC_THRES1_LOW_INT_ENA : R/W ;bitpos:[26] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_LOW_INT_ENA (BIT(26))
|
|
#define APB_SARADC_THRES1_LOW_INT_ENA_M (BIT(26))
|
|
#define APB_SARADC_THRES1_LOW_INT_ENA_V 0x1
|
|
#define APB_SARADC_THRES1_LOW_INT_ENA_S 26
|
|
|
|
#define APB_SARADC_INT_RAW_REG (DR_REG_APB_SARADC_BASE + 0x044)
|
|
/* APB_SARADC_ADC1_DONE_INT_RAW : RO ;bitpos:[31] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC1_DONE_INT_RAW (BIT(31))
|
|
#define APB_SARADC_ADC1_DONE_INT_RAW_M (BIT(31))
|
|
#define APB_SARADC_ADC1_DONE_INT_RAW_V 0x1
|
|
#define APB_SARADC_ADC1_DONE_INT_RAW_S 31
|
|
/* APB_SARADC_ADC2_DONE_INT_RAW : RO ;bitpos:[30] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC2_DONE_INT_RAW (BIT(30))
|
|
#define APB_SARADC_ADC2_DONE_INT_RAW_M (BIT(30))
|
|
#define APB_SARADC_ADC2_DONE_INT_RAW_V 0x1
|
|
#define APB_SARADC_ADC2_DONE_INT_RAW_S 30
|
|
/* APB_SARADC_THRES0_HIGH_INT_RAW : RO ;bitpos:[29] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_HIGH_INT_RAW (BIT(29))
|
|
#define APB_SARADC_THRES0_HIGH_INT_RAW_M (BIT(29))
|
|
#define APB_SARADC_THRES0_HIGH_INT_RAW_V 0x1
|
|
#define APB_SARADC_THRES0_HIGH_INT_RAW_S 29
|
|
/* APB_SARADC_THRES1_HIGH_INT_RAW : RO ;bitpos:[28] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_HIGH_INT_RAW (BIT(28))
|
|
#define APB_SARADC_THRES1_HIGH_INT_RAW_M (BIT(28))
|
|
#define APB_SARADC_THRES1_HIGH_INT_RAW_V 0x1
|
|
#define APB_SARADC_THRES1_HIGH_INT_RAW_S 28
|
|
/* APB_SARADC_THRES0_LOW_INT_RAW : RO ;bitpos:[27] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_LOW_INT_RAW (BIT(27))
|
|
#define APB_SARADC_THRES0_LOW_INT_RAW_M (BIT(27))
|
|
#define APB_SARADC_THRES0_LOW_INT_RAW_V 0x1
|
|
#define APB_SARADC_THRES0_LOW_INT_RAW_S 27
|
|
/* APB_SARADC_THRES1_LOW_INT_RAW : RO ;bitpos:[26] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_LOW_INT_RAW (BIT(26))
|
|
#define APB_SARADC_THRES1_LOW_INT_RAW_M (BIT(26))
|
|
#define APB_SARADC_THRES1_LOW_INT_RAW_V 0x1
|
|
#define APB_SARADC_THRES1_LOW_INT_RAW_S 26
|
|
|
|
#define APB_SARADC_INT_ST_REG (DR_REG_APB_SARADC_BASE + 0x048)
|
|
/* APB_SARADC_ADC1_DONE_INT_ST : RO ;bitpos:[31] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC1_DONE_INT_ST (BIT(31))
|
|
#define APB_SARADC_ADC1_DONE_INT_ST_M (BIT(31))
|
|
#define APB_SARADC_ADC1_DONE_INT_ST_V 0x1
|
|
#define APB_SARADC_ADC1_DONE_INT_ST_S 31
|
|
/* APB_SARADC_ADC2_DONE_INT_ST : RO ;bitpos:[30] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC2_DONE_INT_ST (BIT(30))
|
|
#define APB_SARADC_ADC2_DONE_INT_ST_M (BIT(30))
|
|
#define APB_SARADC_ADC2_DONE_INT_ST_V 0x1
|
|
#define APB_SARADC_ADC2_DONE_INT_ST_S 30
|
|
/* APB_SARADC_THRES0_HIGH_INT_ST : RO ;bitpos:[29] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_HIGH_INT_ST (BIT(29))
|
|
#define APB_SARADC_THRES0_HIGH_INT_ST_M (BIT(29))
|
|
#define APB_SARADC_THRES0_HIGH_INT_ST_V 0x1
|
|
#define APB_SARADC_THRES0_HIGH_INT_ST_S 29
|
|
/* APB_SARADC_THRES1_HIGH_INT_ST : RO ;bitpos:[28] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_HIGH_INT_ST (BIT(28))
|
|
#define APB_SARADC_THRES1_HIGH_INT_ST_M (BIT(28))
|
|
#define APB_SARADC_THRES1_HIGH_INT_ST_V 0x1
|
|
#define APB_SARADC_THRES1_HIGH_INT_ST_S 28
|
|
/* APB_SARADC_THRES0_LOW_INT_ST : RO ;bitpos:[27] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_LOW_INT_ST (BIT(27))
|
|
#define APB_SARADC_THRES0_LOW_INT_ST_M (BIT(27))
|
|
#define APB_SARADC_THRES0_LOW_INT_ST_V 0x1
|
|
#define APB_SARADC_THRES0_LOW_INT_ST_S 27
|
|
/* APB_SARADC_THRES1_LOW_INT_ST : RO ;bitpos:[26] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_LOW_INT_ST (BIT(26))
|
|
#define APB_SARADC_THRES1_LOW_INT_ST_M (BIT(26))
|
|
#define APB_SARADC_THRES1_LOW_INT_ST_V 0x1
|
|
#define APB_SARADC_THRES1_LOW_INT_ST_S 26
|
|
|
|
#define APB_SARADC_INT_CLR_REG (DR_REG_APB_SARADC_BASE + 0x04C)
|
|
/* APB_SARADC_ADC1_DONE_INT_CLR : WO ;bitpos:[31] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC1_DONE_INT_CLR (BIT(31))
|
|
#define APB_SARADC_ADC1_DONE_INT_CLR_M (BIT(31))
|
|
#define APB_SARADC_ADC1_DONE_INT_CLR_V 0x1
|
|
#define APB_SARADC_ADC1_DONE_INT_CLR_S 31
|
|
/* APB_SARADC_ADC2_DONE_INT_CLR : WO ;bitpos:[30] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_ADC2_DONE_INT_CLR (BIT(30))
|
|
#define APB_SARADC_ADC2_DONE_INT_CLR_M (BIT(30))
|
|
#define APB_SARADC_ADC2_DONE_INT_CLR_V 0x1
|
|
#define APB_SARADC_ADC2_DONE_INT_CLR_S 30
|
|
/* APB_SARADC_THRES0_HIGH_INT_CLR : WO ;bitpos:[29] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_HIGH_INT_CLR (BIT(29))
|
|
#define APB_SARADC_THRES0_HIGH_INT_CLR_M (BIT(29))
|
|
#define APB_SARADC_THRES0_HIGH_INT_CLR_V 0x1
|
|
#define APB_SARADC_THRES0_HIGH_INT_CLR_S 29
|
|
/* APB_SARADC_THRES1_HIGH_INT_CLR : WO ;bitpos:[28] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_HIGH_INT_CLR (BIT(28))
|
|
#define APB_SARADC_THRES1_HIGH_INT_CLR_M (BIT(28))
|
|
#define APB_SARADC_THRES1_HIGH_INT_CLR_V 0x1
|
|
#define APB_SARADC_THRES1_HIGH_INT_CLR_S 28
|
|
/* APB_SARADC_THRES0_LOW_INT_CLR : WO ;bitpos:[27] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES0_LOW_INT_CLR (BIT(27))
|
|
#define APB_SARADC_THRES0_LOW_INT_CLR_M (BIT(27))
|
|
#define APB_SARADC_THRES0_LOW_INT_CLR_V 0x1
|
|
#define APB_SARADC_THRES0_LOW_INT_CLR_S 27
|
|
/* APB_SARADC_THRES1_LOW_INT_CLR : WO ;bitpos:[26] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_THRES1_LOW_INT_CLR (BIT(26))
|
|
#define APB_SARADC_THRES1_LOW_INT_CLR_M (BIT(26))
|
|
#define APB_SARADC_THRES1_LOW_INT_CLR_V 0x1
|
|
#define APB_SARADC_THRES1_LOW_INT_CLR_S 26
|
|
|
|
#define APB_SARADC_DMA_CONF_REG (DR_REG_APB_SARADC_BASE + 0x050)
|
|
/* APB_SARADC_APB_ADC_TRANS : R/W ;bitpos:[31] ;default: 1'd0 ; */
|
|
/*description: enable apb_adc use spi_dma*/
|
|
#define APB_SARADC_APB_ADC_TRANS (BIT(31))
|
|
#define APB_SARADC_APB_ADC_TRANS_M (BIT(31))
|
|
#define APB_SARADC_APB_ADC_TRANS_V 0x1
|
|
#define APB_SARADC_APB_ADC_TRANS_S 31
|
|
/* APB_SARADC_APB_ADC_RESET_FSM : R/W ;bitpos:[30] ;default: 1'b0 ; */
|
|
/*description: reset_apb_adc_state*/
|
|
#define APB_SARADC_APB_ADC_RESET_FSM (BIT(30))
|
|
#define APB_SARADC_APB_ADC_RESET_FSM_M (BIT(30))
|
|
#define APB_SARADC_APB_ADC_RESET_FSM_V 0x1
|
|
#define APB_SARADC_APB_ADC_RESET_FSM_S 30
|
|
/* APB_SARADC_APB_ADC_EOF_NUM : R/W ;bitpos:[15:0] ;default: 16'd255 ; */
|
|
/*description: the dma_in_suc_eof gen when sample cnt = spi_eof_num*/
|
|
#define APB_SARADC_APB_ADC_EOF_NUM 0x0000FFFF
|
|
#define APB_SARADC_APB_ADC_EOF_NUM_M ((APB_SARADC_APB_ADC_EOF_NUM_V)<<(APB_SARADC_APB_ADC_EOF_NUM_S))
|
|
#define APB_SARADC_APB_ADC_EOF_NUM_V 0xFFFF
|
|
#define APB_SARADC_APB_ADC_EOF_NUM_S 0
|
|
|
|
#define APB_SARADC_APB_ADC_CLKM_CONF_REG (DR_REG_APB_SARADC_BASE + 0x054)
|
|
/* APB_SARADC_CLK_SEL : R/W ;bitpos:[22:21] ;default: 2'b0 ; */
|
|
/*description: Set this bit to enable clk_apll*/
|
|
#define APB_SARADC_CLK_SEL 0x00000003
|
|
#define APB_SARADC_CLK_SEL_M ((APB_SARADC_CLK_SEL_V)<<(APB_SARADC_CLK_SEL_S))
|
|
#define APB_SARADC_CLK_SEL_V 0x3
|
|
#define APB_SARADC_CLK_SEL_S 21
|
|
/* APB_SARADC_CLK_EN : R/W ;bitpos:[20] ;default: 1'd0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_CLK_EN (BIT(20))
|
|
#define APB_SARADC_CLK_EN_M (BIT(20))
|
|
#define APB_SARADC_CLK_EN_V 0x1
|
|
#define APB_SARADC_CLK_EN_S 20
|
|
/* APB_SARADC_CLKM_DIV_A : R/W ;bitpos:[19:14] ;default: 6'h0 ; */
|
|
/*description: Fractional clock divider denominator value*/
|
|
#define APB_SARADC_CLKM_DIV_A 0x0000003F
|
|
#define APB_SARADC_CLKM_DIV_A_M ((APB_SARADC_CLKM_DIV_A_V)<<(APB_SARADC_CLKM_DIV_A_S))
|
|
#define APB_SARADC_CLKM_DIV_A_V 0x3F
|
|
#define APB_SARADC_CLKM_DIV_A_S 14
|
|
/* APB_SARADC_CLKM_DIV_B : R/W ;bitpos:[13:8] ;default: 6'h0 ; */
|
|
/*description: Fractional clock divider numerator value*/
|
|
#define APB_SARADC_CLKM_DIV_B 0x0000003F
|
|
#define APB_SARADC_CLKM_DIV_B_M ((APB_SARADC_CLKM_DIV_B_V)<<(APB_SARADC_CLKM_DIV_B_S))
|
|
#define APB_SARADC_CLKM_DIV_B_V 0x3F
|
|
#define APB_SARADC_CLKM_DIV_B_S 8
|
|
/* APB_SARADC_CLKM_DIV_NUM : R/W ;bitpos:[7:0] ;default: 8'd4 ; */
|
|
/*description: Integral I2S clock divider value*/
|
|
#define APB_SARADC_CLKM_DIV_NUM 0x000000FF
|
|
#define APB_SARADC_CLKM_DIV_NUM_M ((APB_SARADC_CLKM_DIV_NUM_V)<<(APB_SARADC_CLKM_DIV_NUM_S))
|
|
#define APB_SARADC_CLKM_DIV_NUM_V 0xFF
|
|
#define APB_SARADC_CLKM_DIV_NUM_S 0
|
|
|
|
#define APB_SARADC_APB_TSENS_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x058)
|
|
/* APB_SARADC_TSENS_PU : R/W ;bitpos:[22] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_TSENS_PU (BIT(22))
|
|
#define APB_SARADC_TSENS_PU_M (BIT(22))
|
|
#define APB_SARADC_TSENS_PU_V 0x1
|
|
#define APB_SARADC_TSENS_PU_S 22
|
|
/* APB_SARADC_TSENS_CLK_DIV : R/W ;bitpos:[21:14] ;default: 8'd6 ; */
|
|
/*description: */
|
|
#define APB_SARADC_TSENS_CLK_DIV 0x000000FF
|
|
#define APB_SARADC_TSENS_CLK_DIV_M ((APB_SARADC_TSENS_CLK_DIV_V)<<(APB_SARADC_TSENS_CLK_DIV_S))
|
|
#define APB_SARADC_TSENS_CLK_DIV_V 0xFF
|
|
#define APB_SARADC_TSENS_CLK_DIV_S 14
|
|
/* APB_SARADC_TSENS_IN_INV : R/W ;bitpos:[13] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_TSENS_IN_INV (BIT(13))
|
|
#define APB_SARADC_TSENS_IN_INV_M (BIT(13))
|
|
#define APB_SARADC_TSENS_IN_INV_V 0x1
|
|
#define APB_SARADC_TSENS_IN_INV_S 13
|
|
/* APB_SARADC_TSENS_OUT : RO ;bitpos:[7:0] ;default: 8'h0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_TSENS_OUT 0x000000FF
|
|
#define APB_SARADC_TSENS_OUT_M ((APB_SARADC_TSENS_OUT_V)<<(APB_SARADC_TSENS_OUT_S))
|
|
#define APB_SARADC_TSENS_OUT_V 0xFF
|
|
#define APB_SARADC_TSENS_OUT_S 0
|
|
|
|
#define APB_SARADC_APB_TSENS_CTRL2_REG (DR_REG_APB_SARADC_BASE + 0x05C)
|
|
/* APB_SARADC_TSENS_CLK_SEL : R/W ;bitpos:[15] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_TSENS_CLK_SEL (BIT(15))
|
|
#define APB_SARADC_TSENS_CLK_SEL_M (BIT(15))
|
|
#define APB_SARADC_TSENS_CLK_SEL_V 0x1
|
|
#define APB_SARADC_TSENS_CLK_SEL_S 15
|
|
/* APB_SARADC_TSENS_CLK_INV : R/W ;bitpos:[14] ;default: 1'b1 ; */
|
|
/*description: */
|
|
#define APB_SARADC_TSENS_CLK_INV (BIT(14))
|
|
#define APB_SARADC_TSENS_CLK_INV_M (BIT(14))
|
|
#define APB_SARADC_TSENS_CLK_INV_V 0x1
|
|
#define APB_SARADC_TSENS_CLK_INV_S 14
|
|
/* APB_SARADC_TSENS_XPD_FORCE : R/W ;bitpos:[13:12] ;default: 2'b0 ; */
|
|
/*description: */
|
|
#define APB_SARADC_TSENS_XPD_FORCE 0x00000003
|
|
#define APB_SARADC_TSENS_XPD_FORCE_M ((APB_SARADC_TSENS_XPD_FORCE_V)<<(APB_SARADC_TSENS_XPD_FORCE_S))
|
|
#define APB_SARADC_TSENS_XPD_FORCE_V 0x3
|
|
#define APB_SARADC_TSENS_XPD_FORCE_S 12
|
|
/* APB_SARADC_TSENS_XPD_WAIT : R/W ;bitpos:[11:0] ;default: 12'h2 ; */
|
|
/*description: */
|
|
#define APB_SARADC_TSENS_XPD_WAIT 0x00000FFF
|
|
#define APB_SARADC_TSENS_XPD_WAIT_M ((APB_SARADC_TSENS_XPD_WAIT_V)<<(APB_SARADC_TSENS_XPD_WAIT_S))
|
|
#define APB_SARADC_TSENS_XPD_WAIT_V 0xFFF
|
|
#define APB_SARADC_TSENS_XPD_WAIT_S 0
|
|
|
|
#define APB_SARADC_CALI_REG (DR_REG_APB_SARADC_BASE + 0x060)
|
|
/* APB_SARADC_CALI_CFG : R/W ;bitpos:[16:0] ;default: 17'h8000 ; */
|
|
/*description: */
|
|
#define APB_SARADC_CALI_CFG 0x0001FFFF
|
|
#define APB_SARADC_CALI_CFG_M ((APB_SARADC_CALI_CFG_V)<<(APB_SARADC_CALI_CFG_S))
|
|
#define APB_SARADC_CALI_CFG_V 0x1FFFF
|
|
#define APB_SARADC_CALI_CFG_S 0
|
|
|
|
#define APB_SARADC_APB_CTRL_DATE_REG (DR_REG_APB_SARADC_BASE + 0x3fc)
|
|
/* APB_SARADC_DATE : R/W ;bitpos:[31:0] ;default: 32'h02007171 ; */
|
|
/*description: */
|
|
#define APB_SARADC_DATE 0xFFFFFFFF
|
|
#define APB_SARADC_DATE_M ((APB_SARADC_DATE_V)<<(APB_SARADC_DATE_S))
|
|
#define APB_SARADC_DATE_V 0xFFFFFFFF
|
|
#define APB_SARADC_DATE_S 0
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
|
|
|
|
#endif /*_SOC_APB_SARADC_REG_H_ */
|