Mahavir Jain e173895618 fix(soc): change debug addr range to CPU subsystem range ... For C6/H2/P4/C5, there is no SoC specific debug range. Instead the same address range is part of CPU Subsystem range which contains debug mode specific code and interrupt config registers (CLINT, PLIC etc.). For now the PMP entry is provided with RWX permission for both machine and user mode but we can save this entry and allow the access to only machine mode for this range. For P4/C5 case, this PMP entry can have RW permission as the debug mode specific code is not present in this memory range.		2024-01-29 13:57:04 +08:00
..
esp32	docs(esp32p4): update misc docs for esp32p4	2024-01-03 18:26:55 +08:00
esp32c2	fix(rtc): fixed bbpll not calibrated from bootloader issue	2024-01-05 10:24:49 +08:00
esp32c3	feat(soc): Increase max supported version of C3 to 1.99	2024-01-04 15:08:31 +08:00
esp32c6	fix(soc): change debug addr range to CPU subsystem range	2024-01-29 13:57:04 +08:00
esp32h2	fix(soc): change debug addr range to CPU subsystem range	2024-01-29 13:57:04 +08:00
esp32p4	docs(esp32p4): update misc docs for esp32p4	2024-01-03 18:26:55 +08:00
esp32s2	fix(esp_hw_support/sleep): fix rtc_time_us_to_slowclk div zero in deepsleep process	2023-12-08 13:59:52 +08:00
esp32s3	fix(rtc): fixed bbpll not calibrated from bootloader issue	2024-01-05 10:24:49 +08:00
include	feat(async_memcpy): refactor driver code to support different DMA backen	2023-08-03 12:02:09 +08:00
linux	lwip/linux: Add lwip support for networking component under linux	2023-05-05 05:03:39 +00:00
esp_clk_tree_common.c	fix: remove wno format in esp_hw_support component	2023-09-18 02:43:41 +00:00
esp_memprot_conv.c	System/Security: Memprot API unified (ESP32S3)	2022-07-09 22:57:51 +02:00
pau_regdma.c	Merge branch 'change/change_regdma_power_issue_macro_v5.2' into 'release/v5.2'	2023-12-25 20:38:48 +08:00
regdma_link.c	sleep retention: fix crash issue caused by destroying the module after the module node creation fails	2023-04-03 19:24:33 +08:00