alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-10-05 20:47:46 -04:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity
b8df6d1973
esp-idf/components/soc/esp32p4/include/soc/ahb_dma_struct.h
Armando 5a88a7da0e soc: added soc headers for esp32p4, part 1
2023-06-25 10:35:15 +08:00

1421 lines
47 KiB
C
Raw Blame History

/**
* SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
#pragma once
#include <stdint.h>
#ifdef __cplusplus
extern "C" {
#endif
/** Group: Interrupt Registers */
/** Type of in_int_raw_chn register
* Raw status interrupt of channel 0
*/
typedef union {
struct {
/** in_done_chn_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
* The raw interrupt bit turns to high level when the last data pointed by one inlink
* descriptor has been received for Rx channel 0.
*/
uint32_t in_done_chn_int_raw:1;
/** in_suc_eof_chn_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
* The raw interrupt bit turns to high level when the last data pointed by one inlink
* descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit
* turns to high level when the last data pointed by one inlink descriptor has been
* received and no data error is detected for Rx channel 0.
*/
uint32_t in_suc_eof_chn_int_raw:1;
/** in_err_eof_chn_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
* The raw interrupt bit turns to high level when data error is detected only in the
* case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw
* interrupt is reserved.
*/
uint32_t in_err_eof_chn_int_raw:1;
/** in_dscr_err_chn_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
* The raw interrupt bit turns to high level when detecting inlink descriptor error
* including owner error and the second and third word error of inlink descriptor for
* Rx channel 0.
*/
uint32_t in_dscr_err_chn_int_raw:1;
/** in_dscr_empty_chn_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
* The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full
* and receiving data is not completed but there is no more inlink for Rx channel 0.
*/
uint32_t in_dscr_empty_chn_int_raw:1;
/** infifo_ovf_chn_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
* This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
* overflow.
*/
uint32_t infifo_ovf_chn_int_raw:1;
/** infifo_udf_chn_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
* This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
* underflow.
*/
uint32_t infifo_udf_chn_int_raw:1;
uint32_t reserved_7:25;
};
uint32_t val;
} ahb_dma_in_int_raw_chn_reg_t;
/** Type of in_int_st_chn register
* Masked interrupt of channel 0
*/
typedef union {
struct {
/** in_done_chn_int_st : RO; bitpos: [0]; default: 0;
* The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
*/
uint32_t in_done_chn_int_st:1;
/** in_suc_eof_chn_int_st : RO; bitpos: [1]; default: 0;
* The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
*/
uint32_t in_suc_eof_chn_int_st:1;
/** in_err_eof_chn_int_st : RO; bitpos: [2]; default: 0;
* The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
*/
uint32_t in_err_eof_chn_int_st:1;
/** in_dscr_err_chn_int_st : RO; bitpos: [3]; default: 0;
* The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
*/
uint32_t in_dscr_err_chn_int_st:1;
/** in_dscr_empty_chn_int_st : RO; bitpos: [4]; default: 0;
* The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
*/
uint32_t in_dscr_empty_chn_int_st:1;
/** infifo_ovf_chn_int_st : RO; bitpos: [5]; default: 0;
* The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
*/
uint32_t infifo_ovf_chn_int_st:1;
/** infifo_udf_chn_int_st : RO; bitpos: [6]; default: 0;
* The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
*/
uint32_t infifo_udf_chn_int_st:1;
uint32_t reserved_7:25;
};
uint32_t val;
} ahb_dma_in_int_st_chn_reg_t;
/** Type of in_int_ena_chn register
* Interrupt enable bits of channel 0
*/
typedef union {
struct {
/** in_done_chn_int_ena : R/W; bitpos: [0]; default: 0;
* The interrupt enable bit for the IN_DONE_CH_INT interrupt.
*/
uint32_t in_done_chn_int_ena:1;
/** in_suc_eof_chn_int_ena : R/W; bitpos: [1]; default: 0;
* The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
*/
uint32_t in_suc_eof_chn_int_ena:1;
/** in_err_eof_chn_int_ena : R/W; bitpos: [2]; default: 0;
* The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
*/
uint32_t in_err_eof_chn_int_ena:1;
/** in_dscr_err_chn_int_ena : R/W; bitpos: [3]; default: 0;
* The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
*/
uint32_t in_dscr_err_chn_int_ena:1;
/** in_dscr_empty_chn_int_ena : R/W; bitpos: [4]; default: 0;
* The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
*/
uint32_t in_dscr_empty_chn_int_ena:1;
/** infifo_ovf_chn_int_ena : R/W; bitpos: [5]; default: 0;
* The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
*/
uint32_t infifo_ovf_chn_int_ena:1;
/** infifo_udf_chn_int_ena : R/W; bitpos: [6]; default: 0;
* The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
*/
uint32_t infifo_udf_chn_int_ena:1;
uint32_t reserved_7:25;
};
uint32_t val;
} ahb_dma_in_int_ena_chn_reg_t;
/** Type of in_int_clr_chn register
* Interrupt clear bits of channel 0
*/
typedef union {
struct {
/** in_done_chn_int_clr : WT; bitpos: [0]; default: 0;
* Set this bit to clear the IN_DONE_CH_INT interrupt.
*/
uint32_t in_done_chn_int_clr:1;
/** in_suc_eof_chn_int_clr : WT; bitpos: [1]; default: 0;
* Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
*/
uint32_t in_suc_eof_chn_int_clr:1;
/** in_err_eof_chn_int_clr : WT; bitpos: [2]; default: 0;
* Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
*/
uint32_t in_err_eof_chn_int_clr:1;
/** in_dscr_err_chn_int_clr : WT; bitpos: [3]; default: 0;
* Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
*/
uint32_t in_dscr_err_chn_int_clr:1;
/** in_dscr_empty_chn_int_clr : WT; bitpos: [4]; default: 0;
* Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
*/
uint32_t in_dscr_empty_chn_int_clr:1;
/** infifo_ovf_chn_int_clr : WT; bitpos: [5]; default: 0;
* Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
*/
uint32_t infifo_ovf_chn_int_clr:1;
/** infifo_udf_chn_int_clr : WT; bitpos: [6]; default: 0;
* Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
*/
uint32_t infifo_udf_chn_int_clr:1;
uint32_t reserved_7:25;
};
uint32_t val;
} ahb_dma_in_int_clr_chn_reg_t;
/** Type of out_int_raw_chn register
* Raw status interrupt of channel 0
*/
typedef union {
struct {
/** out_done_chn_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
* The raw interrupt bit turns to high level when the last data pointed by one outlink
* descriptor has been transmitted to peripherals for Tx channel 0.
*/
uint32_t out_done_chn_int_raw:1;
/** out_eof_chn_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
* The raw interrupt bit turns to high level when the last data pointed by one outlink
* descriptor has been read from memory for Tx channel 0.
*/
uint32_t out_eof_chn_int_raw:1;
/** out_dscr_err_chn_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
* The raw interrupt bit turns to high level when detecting outlink descriptor error
* including owner error and the second and third word error of outlink descriptor for
* Tx channel 0.
*/
uint32_t out_dscr_err_chn_int_raw:1;
/** out_total_eof_chn_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
* The raw interrupt bit turns to high level when data corresponding a outlink
* (includes one link descriptor or few link descriptors) is transmitted out for Tx
* channel 0.
*/
uint32_t out_total_eof_chn_int_raw:1;
/** outfifo_ovf_chn_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
* This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
* overflow.
*/
uint32_t outfifo_ovf_chn_int_raw:1;
/** outfifo_udf_chn_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
* This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
* underflow.
*/
uint32_t outfifo_udf_chn_int_raw:1;
uint32_t reserved_6:26;
};
uint32_t val;
} ahb_dma_out_int_raw_chn_reg_t;
/** Type of out_int_st_chn register
* Masked interrupt of channel 0
*/
typedef union {
struct {
/** out_done_chn_int_st : RO; bitpos: [0]; default: 0;
* The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
*/
uint32_t out_done_chn_int_st:1;
/** out_eof_chn_int_st : RO; bitpos: [1]; default: 0;
* The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
*/
uint32_t out_eof_chn_int_st:1;
/** out_dscr_err_chn_int_st : RO; bitpos: [2]; default: 0;
* The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
*/
uint32_t out_dscr_err_chn_int_st:1;
/** out_total_eof_chn_int_st : RO; bitpos: [3]; default: 0;
* The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
*/
uint32_t out_total_eof_chn_int_st:1;
/** outfifo_ovf_chn_int_st : RO; bitpos: [4]; default: 0;
* The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
*/
uint32_t outfifo_ovf_chn_int_st:1;
/** outfifo_udf_chn_int_st : RO; bitpos: [5]; default: 0;
* The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
*/
uint32_t outfifo_udf_chn_int_st:1;
uint32_t reserved_6:26;
};
uint32_t val;
} ahb_dma_out_int_st_chn_reg_t;
/** Type of out_int_ena_chn register
* Interrupt enable bits of channel 0
*/
typedef union {
struct {
/** out_done_chn_int_ena : R/W; bitpos: [0]; default: 0;
* The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
*/
uint32_t out_done_chn_int_ena:1;
/** out_eof_chn_int_ena : R/W; bitpos: [1]; default: 0;
* The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
*/
uint32_t out_eof_chn_int_ena:1;
/** out_dscr_err_chn_int_ena : R/W; bitpos: [2]; default: 0;
* The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
*/
uint32_t out_dscr_err_chn_int_ena:1;
/** out_total_eof_chn_int_ena : R/W; bitpos: [3]; default: 0;
* The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
*/
uint32_t out_total_eof_chn_int_ena:1;
/** outfifo_ovf_chn_int_ena : R/W; bitpos: [4]; default: 0;
* The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
*/
uint32_t outfifo_ovf_chn_int_ena:1;
/** outfifo_udf_chn_int_ena : R/W; bitpos: [5]; default: 0;
* The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
*/
uint32_t outfifo_udf_chn_int_ena:1;
uint32_t reserved_6:26;
};
uint32_t val;
} ahb_dma_out_int_ena_chn_reg_t;
/** Type of out_int_clr_chn register
* Interrupt clear bits of channel 0
*/
typedef union {
struct {
/** out_done_chn_int_clr : WT; bitpos: [0]; default: 0;
* Set this bit to clear the OUT_DONE_CH_INT interrupt.
*/
uint32_t out_done_chn_int_clr:1;
/** out_eof_chn_int_clr : WT; bitpos: [1]; default: 0;
* Set this bit to clear the OUT_EOF_CH_INT interrupt.
*/
uint32_t out_eof_chn_int_clr:1;
/** out_dscr_err_chn_int_clr : WT; bitpos: [2]; default: 0;
* Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
*/
uint32_t out_dscr_err_chn_int_clr:1;
/** out_total_eof_chn_int_clr : WT; bitpos: [3]; default: 0;
* Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
*/
uint32_t out_total_eof_chn_int_clr:1;
/** outfifo_ovf_chn_int_clr : WT; bitpos: [4]; default: 0;
* Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
*/
uint32_t outfifo_ovf_chn_int_clr:1;
/** outfifo_udf_chn_int_clr : WT; bitpos: [5]; default: 0;
* Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
*/
uint32_t outfifo_udf_chn_int_clr:1;
uint32_t reserved_6:26;
};
uint32_t val;
} ahb_dma_out_int_clr_chn_reg_t;
/** Group: Debug Registers */
/** Type of ahb_test register
* reserved
*/
typedef union {
struct {
/** ahb_testmode : R/W; bitpos: [2:0]; default: 0;
* reserved
*/
uint32_t ahb_testmode:3;
uint32_t reserved_3:1;
/** ahb_testaddr : R/W; bitpos: [5:4]; default: 0;
* reserved
*/
uint32_t ahb_testaddr:2;
uint32_t reserved_6:26;
};
uint32_t val;
} ahb_dma_ahb_test_reg_t;
/** Group: Configuration Registers */
/** Type of misc_conf register
* MISC register
*/
typedef union {
struct {
/** ahbm_rst_inter : R/W; bitpos: [0]; default: 0;
* Set this bit then clear this bit to reset the internal ahb FSM.
*/
uint32_t ahbm_rst_inter:1;
uint32_t reserved_1:1;
/** arb_pri_dis : R/W; bitpos: [2]; default: 0;
* Set this bit to disable priority arbitration function.
*/
uint32_t arb_pri_dis:1;
/** clk_en : R/W; bitpos: [3]; default: 0;
* 1'h1: Force clock on for register. 1'h0: Support clock only when application writes
* registers.
*/
uint32_t clk_en:1;
uint32_t reserved_4:28;
};
uint32_t val;
} ahb_dma_misc_conf_reg_t;
/** Type of in_conf0_chn register
* Configure 0 register of Rx channel 0
*/
typedef union {
struct {
/** in_rst_chn : R/W; bitpos: [0]; default: 0;
* This bit is used to reset AHB_DMA channel 0 Rx FSM and Rx FIFO pointer.
*/
uint32_t in_rst_chn:1;
/** in_loop_test_chn : R/W; bitpos: [1]; default: 0;
* reserved
*/
uint32_t in_loop_test_chn:1;
/** indscr_burst_en_chn : R/W; bitpos: [2]; default: 0;
* Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link
* descriptor when accessing internal SRAM.
*/
uint32_t indscr_burst_en_chn:1;
/** in_data_burst_en_chn : R/W; bitpos: [3]; default: 0;
* Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data
* when accessing internal SRAM.
*/
uint32_t in_data_burst_en_chn:1;
/** mem_trans_en_chn : R/W; bitpos: [4]; default: 0;
* Set this bit 1 to enable automatic transmitting data from memory to memory via
* AHB_DMA.
*/
uint32_t mem_trans_en_chn:1;
/** in_etm_en_chn : R/W; bitpos: [5]; default: 0;
* Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm
* task.
*/
uint32_t in_etm_en_chn:1;
uint32_t reserved_6:26;
};
uint32_t val;
} ahb_dma_in_conf0_chn_reg_t;
/** Type of in_conf1_chn register
* Configure 1 register of Rx channel 0
*/
typedef union {
struct {
uint32_t reserved_0:12;
/** in_check_owner_chn : R/W; bitpos: [12]; default: 0;
* Set this bit to enable checking the owner attribute of the link descriptor.
*/
uint32_t in_check_owner_chn:1;
uint32_t reserved_13:19;
};
uint32_t val;
} ahb_dma_in_conf1_chn_reg_t;
/** Type of in_pop_chn register
* Pop control register of Rx channel 0
*/
typedef union {
struct {
/** infifo_rdata_chn : RO; bitpos: [11:0]; default: 2048;
* This register stores the data popping from AHB_DMA FIFO.
*/
uint32_t infifo_rdata_chn:12;
/** infifo_pop_chn : WT; bitpos: [12]; default: 0;
* Set this bit to pop data from AHB_DMA FIFO.
*/
uint32_t infifo_pop_chn:1;
uint32_t reserved_13:19;
};
uint32_t val;
} ahb_dma_in_pop_chn_reg_t;
/** Type of in_link_chn register
* Link descriptor configure and control register of Rx channel 0
*/
typedef union {
struct {
/** inlink_auto_ret_chn : R/W; bitpos: [0]; default: 1;
* Set this bit to return to current inlink descriptor's address when there are some
* errors in current receiving data.
*/
uint32_t inlink_auto_ret_chn:1;
/** inlink_stop_chn : WT; bitpos: [1]; default: 0;
* Set this bit to stop dealing with the inlink descriptors.
*/
uint32_t inlink_stop_chn:1;
/** inlink_start_chn : WT; bitpos: [2]; default: 0;
* Set this bit to start dealing with the inlink descriptors.
*/
uint32_t inlink_start_chn:1;
/** inlink_restart_chn : WT; bitpos: [3]; default: 0;
* Set this bit to mount a new inlink descriptor.
*/
uint32_t inlink_restart_chn:1;
/** inlink_park_chn : RO; bitpos: [4]; default: 1;
* 1: the inlink descriptor's FSM is in idle state. 0: the inlink descriptor's FSM is
* working.
*/
uint32_t inlink_park_chn:1;
uint32_t reserved_5:27;
};
uint32_t val;
} ahb_dma_in_link_chn_reg_t;
/** Type of out_conf1_chn register
* Configure 1 register of Tx channel 0
*/
typedef union {
struct {
uint32_t reserved_0:12;
/** out_check_owner_chn : R/W; bitpos: [12]; default: 0;
* Set this bit to enable checking the owner attribute of the link descriptor.
*/
uint32_t out_check_owner_chn:1;
uint32_t reserved_13:19;
};
uint32_t val;
} ahb_dma_out_conf1_chn_reg_t;
/** Type of out_push_chn register
* Push control register of Rx channel 0
*/
typedef union {
struct {
/** outfifo_wdata_chn : R/W; bitpos: [8:0]; default: 0;
* This register stores the data that need to be pushed into AHB_DMA FIFO.
*/
uint32_t outfifo_wdata_chn:9;
/** outfifo_push_chn : WT; bitpos: [9]; default: 0;
* Set this bit to push data into AHB_DMA FIFO.
*/
uint32_t outfifo_push_chn:1;
uint32_t reserved_10:22;
};
uint32_t val;
} ahb_dma_out_push_chn_reg_t;
/** Type of out_link_chn register
* Link descriptor configure and control register of Tx channel 0
*/
typedef union {
struct {
/** outlink_stop_chn : WT; bitpos: [0]; default: 0;
* Set this bit to stop dealing with the outlink descriptors.
*/
uint32_t outlink_stop_chn:1;
/** outlink_start_chn : WT; bitpos: [1]; default: 0;
* Set this bit to start dealing with the outlink descriptors.
*/
uint32_t outlink_start_chn:1;
/** outlink_restart_chn : WT; bitpos: [2]; default: 0;
* Set this bit to restart a new outlink from the last address.
*/
uint32_t outlink_restart_chn:1;
/** outlink_park_chn : RO; bitpos: [3]; default: 1;
* 1: the outlink descriptor's FSM is in idle state. 0: the outlink descriptor's FSM
* is working.
*/
uint32_t outlink_park_chn:1;
uint32_t reserved_4:28;
};
uint32_t val;
} ahb_dma_out_link_chn_reg_t;
/** Type of out_conf0_chn register
* Configure 0 register of Tx channel 1
*/
typedef union {
struct {
/** out_rst_chn : R/W; bitpos: [0]; default: 0;
* This bit is used to reset AHB_DMA channel 1 Tx FSM and Tx FIFO pointer.
*/
uint32_t out_rst_chn:1;
/** out_loop_test_chn : R/W; bitpos: [1]; default: 0;
* reserved
*/
uint32_t out_loop_test_chn:1;
/** out_auto_wrback_chn : R/W; bitpos: [2]; default: 0;
* Set this bit to enable automatic outlink-writeback when all the data in tx buffer
* has been transmitted.
*/
uint32_t out_auto_wrback_chn:1;
/** out_eof_mode_chn : R/W; bitpos: [3]; default: 1;
* EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is
* generated when data need to transmit has been popped from FIFO in AHB_DMA
*/
uint32_t out_eof_mode_chn:1;
/** outdscr_burst_en_chn : R/W; bitpos: [4]; default: 0;
* Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link
* descriptor when accessing internal SRAM.
*/
uint32_t outdscr_burst_en_chn:1;
/** out_data_burst_en_chn : R/W; bitpos: [5]; default: 0;
* Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data
* when accessing internal SRAM.
*/
uint32_t out_data_burst_en_chn:1;
/** out_etm_en_chn : R/W; bitpos: [6]; default: 0;
* Set this bit to 1 to enable etm control mode, dma Tx channel 1 is triggered by etm
* task.
*/
uint32_t out_etm_en_chn:1;
uint32_t reserved_7:25;
};
uint32_t val;
} ahb_dma_out_conf0_chn_reg_t;
/** Type of out_crc_init_data_chn register
* This register is used to config ch0 crc initial data(max 32 bit)
*/
typedef union {
struct {
/** out_crc_init_data_chn : R/W; bitpos: [31:0]; default: 4294967295;
* This register is used to config ch0 of tx crc initial value
*/
uint32_t out_crc_init_data_chn:32;
};
uint32_t val;
} ahb_dma_out_crc_init_data_chn_reg_t;
/** Type of tx_crc_width_chn register
* This register is used to confiig tx ch0 crc result width,2'b00 mean crc_width
* <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width <=24,2'b11 mean
* 24<crc_width<=32
*/
typedef union {
struct {
/** tx_crc_width_chn : R/W; bitpos: [1:0]; default: 0;
* reserved
*/
uint32_t tx_crc_width_chn:2;
/** tx_crc_lautch_flga_chn : R/W; bitpos: [2]; default: 0;
* reserved
*/
uint32_t tx_crc_lautch_flga_chn:1;
uint32_t reserved_3:29;
};
uint32_t val;
} ahb_dma_tx_crc_width_chn_reg_t;
/** Type of out_crc_clear_chn register
* This register is used to clear ch0 crc result
*/
typedef union {
struct {
/** out_crc_clear_chn_reg : R/W; bitpos: [0]; default: 0;
* This register is used to clear ch0 of tx crc result
*/
uint32_t out_crc_clear_chn_reg:1;
uint32_t reserved_1:31;
};
uint32_t val;
} ahb_dma_out_crc_clear_chn_reg_t;
/** Type of out_crc_final_result_chn register
* This register is used to store ch0 crc result
*/
typedef union {
struct {
/** out_crc_final_result_chn : RO; bitpos: [31:0]; default: 0;
* This register is used to store result ch0 of tx
*/
uint32_t out_crc_final_result_chn:32;
};
uint32_t val;
} ahb_dma_out_crc_final_result_chn_reg_t;
/** Type of tx_crc_en_wr_data_chn register
* This resister is used to config ch0 crc en for every bit
*/
typedef union {
struct {
/** tx_crc_en_wr_data_chn : R/W; bitpos: [31:0]; default: 0;
* This register is used to enable tx ch0 crc 32bit on/off
*/
uint32_t tx_crc_en_wr_data_chn:32;
};
uint32_t val;
} ahb_dma_tx_crc_en_wr_data_chn_reg_t;
/** Type of tx_crc_en_addr_chn register
* This register is used to config ch0 crc en addr
*/
typedef union {
struct {
/** tx_crc_en_addr_chn : R/W; bitpos: [31:0]; default: 0;
* reserved
*/
uint32_t tx_crc_en_addr_chn:32;
};
uint32_t val;
} ahb_dma_tx_crc_en_addr_chn_reg_t;
/** Type of tx_crc_data_en_wr_data_chn register
* This register is used to config crc data_8bit en
*/
typedef union {
struct {
/** tx_crc_data_en_wr_data_chn : R/W; bitpos: [7:0]; default: 0;
* reserved
*/
uint32_t tx_crc_data_en_wr_data_chn:8;
uint32_t reserved_8:24;
};
uint32_t val;
} ahb_dma_tx_crc_data_en_wr_data_chn_reg_t;
/** Type of tx_crc_data_en_addr_chn register
* This register is used to config addr of crc data_8bit en
*/
typedef union {
struct {
/** tx_crc_data_en_addr_chn : R/W; bitpos: [31:0]; default: 0;
* reserved
*/
uint32_t tx_crc_data_en_addr_chn:32;
};
uint32_t val;
} ahb_dma_tx_crc_data_en_addr_chn_reg_t;
/** Type of tx_ch_arb_weigh_chn register
* This register is used to config ch0 arbiter weigh
*/
typedef union {
struct {
/** tx_ch_arb_weigh_chn : R/W; bitpos: [3:0]; default: 0;
* reserved
*/
uint32_t tx_ch_arb_weigh_chn:4;
uint32_t reserved_4:28;
};
uint32_t val;
} ahb_dma_tx_ch_arb_weigh_chn_reg_t;
/** Type of tx_arb_weigh_opt_dir_chn register
* This register is used to config off or on weigh optimization
*/
typedef union {
struct {
/** tx_arb_weigh_opt_dir_chn : R/W; bitpos: [0]; default: 0;
* reserved
*/
uint32_t tx_arb_weigh_opt_dir_chn:1;
uint32_t reserved_1:31;
};
uint32_t val;
} ahb_dma_tx_arb_weigh_opt_dir_chn_reg_t;
/** Type of in_crc_init_data_chn register
* This register is used to config ch0 crc initial data(max 32 bit)
*/
typedef union {
struct {
/** in_crc_init_data_chn : R/W; bitpos: [31:0]; default: 4294967295;
* This register is used to config ch0 of rx crc initial value
*/
uint32_t in_crc_init_data_chn:32;
};
uint32_t val;
} ahb_dma_in_crc_init_data_chn_reg_t;
/** Type of rx_crc_width_chn register
* This register is used to confiig rx ch0 crc result width,2'b00 mean crc_width
* <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width <=24,2'b11 mean
* 24<crc_width<=32
*/
typedef union {
struct {
/** rx_crc_width_chn : R/W; bitpos: [1:0]; default: 0;
* reserved
*/
uint32_t rx_crc_width_chn:2;
/** rx_crc_lautch_flga_chn : R/W; bitpos: [2]; default: 0;
* reserved
*/
uint32_t rx_crc_lautch_flga_chn:1;
uint32_t reserved_3:29;
};
uint32_t val;
} ahb_dma_rx_crc_width_chn_reg_t;
/** Type of in_crc_clear_chn register
* This register is used to clear ch0 crc result
*/
typedef union {
struct {
/** in_crc_clear_chn_reg : R/W; bitpos: [0]; default: 0;
* This register is used to clear ch0 of rx crc result
*/
uint32_t in_crc_clear_chn_reg:1;
uint32_t reserved_1:31;
};
uint32_t val;
} ahb_dma_in_crc_clear_chn_reg_t;
/** Type of in_crc_final_result_chn register
* This register is used to store ch0 crc result
*/
typedef union {
struct {
/** in_crc_final_result_chn : RO; bitpos: [31:0]; default: 0;
* This register is used to store result ch0 of rx
*/
uint32_t in_crc_final_result_chn:32;
};
uint32_t val;
} ahb_dma_in_crc_final_result_chn_reg_t;
/** Type of rx_crc_en_wr_data_chn register
* This resister is used to config ch0 crc en for every bit
*/
typedef union {
struct {
/** rx_crc_en_wr_data_chn : R/W; bitpos: [31:0]; default: 0;
* This register is used to enable rx ch0 crc 32bit on/off
*/
uint32_t rx_crc_en_wr_data_chn:32;
};
uint32_t val;
} ahb_dma_rx_crc_en_wr_data_chn_reg_t;
/** Type of rx_crc_en_addr_chn register
* This register is used to config ch0 crc en addr
*/
typedef union {
struct {
/** rx_crc_en_addr_chn : R/W; bitpos: [31:0]; default: 0;
* reserved
*/
uint32_t rx_crc_en_addr_chn:32;
};
uint32_t val;
} ahb_dma_rx_crc_en_addr_chn_reg_t;
/** Type of rx_crc_data_en_wr_data_chn register
* This register is used to config crc data_8bit en
*/
typedef union {
struct {
/** rx_crc_data_en_wr_data_chn : R/W; bitpos: [7:0]; default: 0;
* reserved
*/
uint32_t rx_crc_data_en_wr_data_chn:8;
uint32_t reserved_8:24;
};
uint32_t val;
} ahb_dma_rx_crc_data_en_wr_data_chn_reg_t;
/** Type of rx_crc_data_en_addr_chn register
* This register is used to config addr of crc data_8bit en
*/
typedef union {
struct {
/** rx_crc_data_en_addr_chn : R/W; bitpos: [31:0]; default: 0;
* reserved
*/
uint32_t rx_crc_data_en_addr_chn:32;
};
uint32_t val;
} ahb_dma_rx_crc_data_en_addr_chn_reg_t;
/** Type of rx_ch_arb_weigh_chn register
* This register is used to config ch0 arbiter weigh
*/
typedef union {
struct {
/** rx_ch_arb_weigh_chn : R/W; bitpos: [3:0]; default: 0;
* reserved
*/
uint32_t rx_ch_arb_weigh_chn:4;
uint32_t reserved_4:28;
};
uint32_t val;
} ahb_dma_rx_ch_arb_weigh_chn_reg_t;
/** Type of rx_arb_weigh_opt_dir_chn register
* This register is used to config off or on weigh optimization
*/
typedef union {
struct {
/** rx_arb_weigh_opt_dir_chn : R/W; bitpos: [0]; default: 0;
* reserved
*/
uint32_t rx_arb_weigh_opt_dir_chn:1;
uint32_t reserved_1:31;
};
uint32_t val;
} ahb_dma_rx_arb_weigh_opt_dir_chn_reg_t;
/** Type of in_link_addr_chn register
* Link descriptor configure of Rx channel 0
*/
typedef union {
struct {
/** inlink_addr_chn : R/W; bitpos: [31:0]; default: 0;
* This register stores the 32 least significant bits of the first inlink descriptor's
* address.
*/
uint32_t inlink_addr_chn:32;
};
uint32_t val;
} ahb_dma_in_link_addr_chn_reg_t;
/** Type of out_link_addr_chn register
* Link descriptor configure of Tx channel 0
*/
typedef union {
struct {
/** outlink_addr_chn : R/W; bitpos: [31:0]; default: 0;
* This register stores the 32 least significant bits of the first outlink
* descriptor's address.
*/
uint32_t outlink_addr_chn:32;
};
uint32_t val;
} ahb_dma_out_link_addr_chn_reg_t;
/** Type of intr_mem_start_addr register
* The start address of accessible address space.
*/
typedef union {
struct {
/** access_intr_mem_start_addr : R/W; bitpos: [31:0]; default: 0;
* The start address of accessible address space.
*/
uint32_t access_intr_mem_start_addr:32;
};
uint32_t val;
} ahb_dma_intr_mem_start_addr_reg_t;
/** Type of intr_mem_end_addr register
* The end address of accessible address space. The access address beyond this range
* would lead to descriptor error.
*/
typedef union {
struct {
/** access_intr_mem_end_addr : R/W; bitpos: [31:0]; default: 4294967295;
* The end address of accessible address space. The access address beyond this range
* would lead to descriptor error.
*/
uint32_t access_intr_mem_end_addr:32;
};
uint32_t val;
} ahb_dma_intr_mem_end_addr_reg_t;
/** Type of arb_timeout_tx register
* This retister is used to config arbiter time slice for tx dir
*/
typedef union {
struct {
/** arb_timeout_tx : R/W; bitpos: [15:0]; default: 0;
* This register is used to config arbiter time out value
*/
uint32_t arb_timeout_tx:16;
uint32_t reserved_16:16;
};
uint32_t val;
} ahb_dma_arb_timeout_tx_reg_t;
/** Type of arb_timeout_rx register
* This retister is used to config arbiter time slice for rx dir
*/
typedef union {
struct {
/** arb_timeout_rx : R/W; bitpos: [15:0]; default: 0;
* This register is used to config arbiter time out value
*/
uint32_t arb_timeout_rx:16;
uint32_t reserved_16:16;
};
uint32_t val;
} ahb_dma_arb_timeout_rx_reg_t;
/** Type of weight_en_tx register
* This register is used to config arbiter weigh function to on or off for tx dir
*/
typedef union {
struct {
/** weight_en_tx : R/W; bitpos: [0]; default: 0;
* This register is used to config arbiter weight function off/on
*/
uint32_t weight_en_tx:1;
uint32_t reserved_1:31;
};
uint32_t val;
} ahb_dma_weight_en_tx_reg_t;
/** Type of weight_en_rx register
* This register is used to config arbiter weigh function to on or off for rx dir
*/
typedef union {
struct {
/** weight_en_rx : R/W; bitpos: [0]; default: 0;
* This register is used to config arbiter weight function off/on
*/
uint32_t weight_en_rx:1;
uint32_t reserved_1:31;
};
uint32_t val;
} ahb_dma_weight_en_rx_reg_t;
/** Group: Version Registers */
/** Type of date register
* Version control register
*/
typedef union {
struct {
/** date : R/W; bitpos: [31:0]; default: 36712768;
* register version.
*/
uint32_t date:32;
};
uint32_t val;
} ahb_dma_date_reg_t;
/** Group: Status Registers */
/** Type of infifo_status_chn register
* Receive FIFO status of Rx channel 0
*/
typedef union {
struct {
/** infifo_full_chn : RO; bitpos: [0]; default: 1;
* L1 Rx FIFO full signal for Rx channel 0.
*/
uint32_t infifo_full_chn:1;
/** infifo_empty_chn : RO; bitpos: [1]; default: 1;
* L1 Rx FIFO empty signal for Rx channel 0.
*/
uint32_t infifo_empty_chn:1;
/** infifo_cnt_chn : RO; bitpos: [7:2]; default: 0;
* The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
*/
uint32_t infifo_cnt_chn:6;
uint32_t reserved_8:15;
/** in_remain_under_1b_chn : RO; bitpos: [23]; default: 1;
* reserved
*/
uint32_t in_remain_under_1b_chn:1;
/** in_remain_under_2b_chn : RO; bitpos: [24]; default: 1;
* reserved
*/
uint32_t in_remain_under_2b_chn:1;
/** in_remain_under_3b_chn : RO; bitpos: [25]; default: 1;
* reserved
*/
uint32_t in_remain_under_3b_chn:1;
/** in_remain_under_4b_chn : RO; bitpos: [26]; default: 1;
* reserved
*/
uint32_t in_remain_under_4b_chn:1;
/** in_buf_hungry_chn : RO; bitpos: [27]; default: 0;
* reserved
*/
uint32_t in_buf_hungry_chn:1;
uint32_t reserved_28:4;
};
uint32_t val;
} ahb_dma_infifo_status_chn_reg_t;
/** Type of in_state_chn register
* Receive status of Rx channel 0
*/
typedef union {
struct {
/** inlink_dscr_addr_chn : RO; bitpos: [17:0]; default: 0;
* This register stores the current inlink descriptor's address.
*/
uint32_t inlink_dscr_addr_chn:18;
/** in_dscr_state_chn : RO; bitpos: [19:18]; default: 0;
* reserved
*/
uint32_t in_dscr_state_chn:2;
/** in_state_chn : RO; bitpos: [22:20]; default: 0;
* reserved
*/
uint32_t in_state_chn:3;
uint32_t reserved_23:9;
};
uint32_t val;
} ahb_dma_in_state_chn_reg_t;
/** Type of in_suc_eof_des_addr_chn register
* Inlink descriptor address when EOF occurs of Rx channel 0
*/
typedef union {
struct {
/** in_suc_eof_des_addr_chn : RO; bitpos: [31:0]; default: 0;
* This register stores the address of the inlink descriptor when the EOF bit in this
* descriptor is 1.
*/
uint32_t in_suc_eof_des_addr_chn:32;
};
uint32_t val;
} ahb_dma_in_suc_eof_des_addr_chn_reg_t;
/** Type of in_err_eof_des_addr_chn register
* Inlink descriptor address when errors occur of Rx channel 0
*/
typedef union {
struct {
/** in_err_eof_des_addr_chn : RO; bitpos: [31:0]; default: 0;
* This register stores the address of the inlink descriptor when there are some
* errors in current receiving data. Only used when peripheral is UHCI0.
*/
uint32_t in_err_eof_des_addr_chn:32;
};
uint32_t val;
} ahb_dma_in_err_eof_des_addr_chn_reg_t;
/** Type of in_dscr_chn register
* Current inlink descriptor address of Rx channel 0
*/
typedef union {
struct {
/** inlink_dscr_chn : RO; bitpos: [31:0]; default: 0;
* The address of the current inlink descriptor x.
*/
uint32_t inlink_dscr_chn:32;
};
uint32_t val;
} ahb_dma_in_dscr_chn_reg_t;
/** Type of in_dscr_bf0_chn register
* The last inlink descriptor address of Rx channel 0
*/
typedef union {
struct {
/** inlink_dscr_bf0_chn : RO; bitpos: [31:0]; default: 0;
* The address of the last inlink descriptor x-1.
*/
uint32_t inlink_dscr_bf0_chn:32;
};
uint32_t val;
} ahb_dma_in_dscr_bf0_chn_reg_t;
/** Type of in_dscr_bf1_chn register
* The second-to-last inlink descriptor address of Rx channel 0
*/
typedef union {
struct {
/** inlink_dscr_bf1_chn : RO; bitpos: [31:0]; default: 0;
* The address of the second-to-last inlink descriptor x-2.
*/
uint32_t inlink_dscr_bf1_chn:32;
};
uint32_t val;
} ahb_dma_in_dscr_bf1_chn_reg_t;
/** Type of outfifo_status_chn register
* Transmit FIFO status of Tx channel 0
*/
typedef union {
struct {
/** outfifo_full_chn : RO; bitpos: [0]; default: 0;
* L1 Tx FIFO full signal for Tx channel 0.
*/
uint32_t outfifo_full_chn:1;
/** outfifo_empty_chn : RO; bitpos: [1]; default: 1;
* L1 Tx FIFO empty signal for Tx channel 0.
*/
uint32_t outfifo_empty_chn:1;
/** outfifo_cnt_chn : RO; bitpos: [7:2]; default: 0;
* The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
*/
uint32_t outfifo_cnt_chn:6;
uint32_t reserved_8:15;
/** out_remain_under_1b_chn : RO; bitpos: [23]; default: 1;
* reserved
*/
uint32_t out_remain_under_1b_chn:1;
/** out_remain_under_2b_chn : RO; bitpos: [24]; default: 1;
* reserved
*/
uint32_t out_remain_under_2b_chn:1;
/** out_remain_under_3b_chn : RO; bitpos: [25]; default: 1;
* reserved
*/
uint32_t out_remain_under_3b_chn:1;
/** out_remain_under_4b_chn : RO; bitpos: [26]; default: 1;
* reserved
*/
uint32_t out_remain_under_4b_chn:1;
uint32_t reserved_27:5;
};
uint32_t val;
} ahb_dma_outfifo_status_chn_reg_t;
/** Type of out_state_chn register
* Transmit status of Tx channel 0
*/
typedef union {
struct {
/** outlink_dscr_addr_chn : RO; bitpos: [17:0]; default: 0;
* This register stores the current outlink descriptor's address.
*/
uint32_t outlink_dscr_addr_chn:18;
/** out_dscr_state_chn : RO; bitpos: [19:18]; default: 0;
* reserved
*/
uint32_t out_dscr_state_chn:2;
/** out_state_chn : RO; bitpos: [22:20]; default: 0;
* reserved
*/
uint32_t out_state_chn:3;
uint32_t reserved_23:9;
};
uint32_t val;
} ahb_dma_out_state_chn_reg_t;
/** Type of out_eof_des_addr_chn register
* Outlink descriptor address when EOF occurs of Tx channel 0
*/
typedef union {
struct {
/** out_eof_des_addr_chn : RO; bitpos: [31:0]; default: 0;
* This register stores the address of the outlink descriptor when the EOF bit in this
* descriptor is 1.
*/
uint32_t out_eof_des_addr_chn:32;
};
uint32_t val;
} ahb_dma_out_eof_des_addr_chn_reg_t;
/** Type of out_eof_bfr_des_addr_chn register
* The last outlink descriptor address when EOF occurs of Tx channel 0
*/
typedef union {
struct {
/** out_eof_bfr_des_addr_chn : RO; bitpos: [31:0]; default: 0;
* This register stores the address of the outlink descriptor before the last outlink
* descriptor.
*/
uint32_t out_eof_bfr_des_addr_chn:32;
};
uint32_t val;
} ahb_dma_out_eof_bfr_des_addr_chn_reg_t;
/** Type of out_dscr_chn register
* Current inlink descriptor address of Tx channel 0
*/
typedef union {
struct {
/** outlink_dscr_chn : RO; bitpos: [31:0]; default: 0;
* The address of the current outlink descriptor y.
*/
uint32_t outlink_dscr_chn:32;
};
uint32_t val;
} ahb_dma_out_dscr_chn_reg_t;
/** Type of out_dscr_bf0_chn register
* The last inlink descriptor address of Tx channel 0
*/
typedef union {
struct {
/** outlink_dscr_bf0_chn : RO; bitpos: [31:0]; default: 0;
* The address of the last outlink descriptor y-1.
*/
uint32_t outlink_dscr_bf0_chn:32;
};
uint32_t val;
} ahb_dma_out_dscr_bf0_chn_reg_t;
/** Type of out_dscr_bf1_chn register
* The second-to-last inlink descriptor address of Tx channel 0
*/
typedef union {
struct {
/** outlink_dscr_bf1_chn : RO; bitpos: [31:0]; default: 0;
* The address of the second-to-last inlink descriptor x-2.
*/
uint32_t outlink_dscr_bf1_chn:32;
};
uint32_t val;
} ahb_dma_out_dscr_bf1_chn_reg_t;
/** Group: Priority Registers */
/** Type of in_pri_chn register
* Priority register of Rx channel 0
*/
typedef union {
struct {
/** rx_pri_chn : R/W; bitpos: [3:0]; default: 0;
* The priority of Rx channel 0. The larger of the value the higher of the priority.
*/
uint32_t rx_pri_chn:4;
uint32_t reserved_4:28;
};
uint32_t val;
} ahb_dma_in_pri_chn_reg_t;
/** Type of out_pri_chn register
* Priority register of Tx channel 0.
*/
typedef union {
struct {
/** tx_pri_chn : R/W; bitpos: [3:0]; default: 0;
* The priority of Tx channel 0. The larger of the value the higher of the priority.
*/
uint32_t tx_pri_chn:4;
uint32_t reserved_4:28;
};
uint32_t val;
} ahb_dma_out_pri_chn_reg_t;
/** Group: Peripheral Select Registers */
/** Type of in_peri_sel_chn register
* Peripheral selection of Rx channel 0
*/
typedef union {
struct {
/** peri_in_sel_chn : R/W; bitpos: [5:0]; default: 63;
* This register is used to select peripheral for Rx channel 0. I3C. 1: Dummy. 2:
* UHCI0. 3: I2S0. 4: I2S1. 5: I2S2. 6: Dummy. 7: Dummy. 8: ADC_DAC. 9: Dummy. 10:
* RMT,11~15: Dummy
*/
uint32_t peri_in_sel_chn:6;
uint32_t reserved_6:26;
};
uint32_t val;
} ahb_dma_in_peri_sel_chn_reg_t;
/** Type of out_peri_sel_chn register
* Peripheral selection of Tx channel 0
*/
typedef union {
struct {
/** peri_out_sel_chn : R/W; bitpos: [5:0]; default: 63;
* This register is used to select peripheral for Tx channel 0. I3C. 1: Dummy. 2:
* UHCI0. 3: I2S0. 4: I2S1. 5: I2S2. 6: Dummy. 7: Dummy. 8: ADC_DAC. 9: Dummy. 10:
* RMT,11~15: Dummy
*/
uint32_t peri_out_sel_chn:6;
uint32_t reserved_6:26;
};
uint32_t val;
} ahb_dma_out_peri_sel_chn_reg_t;
typedef struct {
volatile ahb_dma_in_int_raw_chn_reg_t in_int_raw;
volatile ahb_dma_in_int_st_chn_reg_t in_int_st;
volatile ahb_dma_in_int_ena_chn_reg_t in_int_ena;
volatile ahb_dma_in_int_clr_chn_reg_t in_int_clr;
} ahb_dma_in_int_chn_reg_t;
typedef struct {
volatile ahb_dma_out_int_raw_chn_reg_t out_int_raw;
volatile ahb_dma_out_int_st_chn_reg_t out_int_st;
volatile ahb_dma_out_int_ena_chn_reg_t out_int_ena;
volatile ahb_dma_out_int_clr_chn_reg_t out_int_clr;
} ahb_dma_out_int_chn_reg_t;
typedef struct {
volatile ahb_dma_in_conf0_chn_reg_t in_conf0;
volatile ahb_dma_in_conf1_chn_reg_t in_conf1;
volatile ahb_dma_infifo_status_chn_reg_t infifo_status;
volatile ahb_dma_in_pop_chn_reg_t in_pop;
volatile ahb_dma_in_link_chn_reg_t in_link;
volatile ahb_dma_in_state_chn_reg_t in_state;
volatile ahb_dma_in_suc_eof_des_addr_chn_reg_t in_suc_eof_des_addr;
volatile ahb_dma_in_err_eof_des_addr_chn_reg_t in_err_eof_des_addr;
volatile ahb_dma_in_dscr_chn_reg_t in_dscr;
volatile ahb_dma_in_dscr_bf0_chn_reg_t in_dscr_bf0;
volatile ahb_dma_in_dscr_bf1_chn_reg_t in_dscr_bf1;
volatile ahb_dma_in_pri_chn_reg_t in_pri;
volatile ahb_dma_in_peri_sel_chn_reg_t in_peri_sel;
} ahb_dma_in_chn_reg_t;
typedef struct {
volatile ahb_dma_out_conf0_chn_reg_t out_conf0;
volatile ahb_dma_out_conf1_chn_reg_t out_conf1;
volatile ahb_dma_outfifo_status_chn_reg_t outfifo_status;
volatile ahb_dma_out_push_chn_reg_t out_push;
volatile ahb_dma_out_link_chn_reg_t out_link;
volatile ahb_dma_out_state_chn_reg_t out_state;
volatile ahb_dma_out_eof_des_addr_chn_reg_t out_eof_des_addr;
volatile ahb_dma_out_eof_bfr_des_addr_chn_reg_t out_eof_bfr_des_addr;
volatile ahb_dma_out_dscr_chn_reg_t out_dscr;
volatile ahb_dma_out_dscr_bf0_chn_reg_t out_dscr_bf0;
volatile ahb_dma_out_dscr_bf1_chn_reg_t out_dscr_bf1;
volatile ahb_dma_out_pri_chn_reg_t out_pri;
volatile ahb_dma_out_peri_sel_chn_reg_t out_peri_sel;
} ahb_dma_out_chn_reg_t;
typedef struct {
ahb_dma_in_crc_init_data_chn_reg_t crc_init_data;
ahb_dma_rx_crc_width_chn_reg_t crc_width;
ahb_dma_in_crc_clear_chn_reg_t crc_clear;
ahb_dma_in_crc_final_result_chn_reg_t crc_final;
ahb_dma_rx_crc_en_wr_data_chn_reg_t crc_en_wr_data;
ahb_dma_rx_crc_en_addr_chn_reg_t crc_en_addr;
ahb_dma_rx_crc_data_en_wr_data_chn_reg_t crc_data_en_wr_data;
ahb_dma_rx_crc_data_en_addr_chn_reg_t crc_data_en_addr;
ahb_dma_rx_ch_arb_weigh_chn_reg_t ch_arb_weigh;
ahb_dma_rx_arb_weigh_opt_dir_chn_reg_t arb_weigh_opt;
} ahb_dma_in_crc_chn_reg_t;
typedef struct {
ahb_dma_out_crc_init_data_chn_reg_t crc_init_data;
ahb_dma_tx_crc_width_chn_reg_t crc_width;
ahb_dma_out_crc_clear_chn_reg_t crc_clear;
ahb_dma_out_crc_final_result_chn_reg_t crc_final_result;
ahb_dma_tx_crc_en_wr_data_chn_reg_t crc_en_wr_data;
ahb_dma_tx_crc_en_addr_chn_reg_t crc_en_addr;
ahb_dma_tx_crc_data_en_wr_data_chn_reg_t crc_data_en_wr_data;
ahb_dma_tx_crc_data_en_addr_chn_reg_t crc_data_en_addr;
ahb_dma_tx_ch_arb_weigh_chn_reg_t ch_arb_weigh;
ahb_dma_tx_arb_weigh_opt_dir_chn_reg_t arb_weigh_opt_dir;
} ahb_dma_out_crc_chn_reg_t;
typedef struct {
volatile ahb_dma_in_chn_reg_t in;
uint32_t reserved_in[11];
volatile ahb_dma_out_chn_reg_t out;
uint32_t reserved_out[11];
} ahb_dma_chn_reg_t;
typedef struct {
volatile ahb_dma_in_int_chn_reg_t in_intr[3];
volatile ahb_dma_out_int_chn_reg_t out_intr[3];
volatile ahb_dma_ahb_test_reg_t ahb_test;
volatile ahb_dma_misc_conf_reg_t misc_conf;
volatile ahb_dma_date_reg_t date;
uint32_t reserved_06c;
volatile ahb_dma_chn_reg_t channel[3];
uint32_t reserved_2b0[3];
volatile ahb_dma_out_crc_chn_reg_t out_crc[3];
volatile ahb_dma_in_crc_chn_reg_t in_crc[3];
volatile ahb_dma_in_link_addr_chn_reg_t in_link_addr[3];
volatile ahb_dma_out_link_addr_chn_reg_t out_link_addr[3];
volatile ahb_dma_intr_mem_start_addr_reg_t intr_mem_start_addr;
volatile ahb_dma_intr_mem_end_addr_reg_t intr_mem_end_addr;
volatile ahb_dma_arb_timeout_tx_reg_t arb_timeout_tx;
volatile ahb_dma_arb_timeout_rx_reg_t arb_timeout_rx;
volatile ahb_dma_weight_en_tx_reg_t weight_en_tx;
volatile ahb_dma_weight_en_rx_reg_t weight_en_rx;
} ahb_dma_dev_t;
extern ahb_dma_dev_t AHB_DMA;
#ifndef __cplusplus
_Static_assert(sizeof(ahb_dma_dev_t) == 0x3DC, "Invalid size of ahb_dma_dev_t structure");
#endif
#ifdef __cplusplus
}
#endif
Reference in New Issue View Git Blame Copy Permalink