mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
276 lines
9.4 KiB
C
276 lines
9.4 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2022-2024 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "soc/uart_periph.h"
|
|
#include "soc/lp_gpio_sig_map.h"
|
|
#include "soc/uart_reg.h"
|
|
|
|
/*
|
|
Bunch of constants for every UART peripheral: GPIO signals, irqs, hw addr of registers etc
|
|
*/
|
|
const uart_signal_conn_t uart_periph_signal[SOC_UART_NUM] = {
|
|
{ // HP UART0
|
|
.pins = {
|
|
[SOC_UART_TX_PIN_IDX] = {
|
|
.default_gpio = U0TXD_GPIO_NUM,
|
|
.iomux_func = U0TXD_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART0_TXD_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_RX_PIN_IDX] = {
|
|
.default_gpio = U0RXD_GPIO_NUM,
|
|
.iomux_func = U0RXD_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART0_RXD_PAD_IN_IDX,
|
|
},
|
|
|
|
[SOC_UART_RTS_PIN_IDX] = {
|
|
.default_gpio = U0RTS_GPIO_NUM,
|
|
.iomux_func = U0RTS_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART0_RTS_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_CTS_PIN_IDX] = {
|
|
.default_gpio = U0CTS_GPIO_NUM,
|
|
.iomux_func = U0CTS_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART0_CTS_PAD_IN_IDX,
|
|
}
|
|
},
|
|
.irq = ETS_UART0_INTR_SOURCE,
|
|
},
|
|
|
|
{ // HP UART1
|
|
.pins = {
|
|
[SOC_UART_TX_PIN_IDX] = {
|
|
.default_gpio = U1TXD_GPIO_NUM,
|
|
.iomux_func = U1TXD_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART1_TXD_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_RX_PIN_IDX] = {
|
|
.default_gpio = U1RXD_GPIO_NUM,
|
|
.iomux_func = U1RXD_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART1_RXD_PAD_IN_IDX,
|
|
},
|
|
|
|
[SOC_UART_RTS_PIN_IDX] = {
|
|
.default_gpio = U1RTS_GPIO_NUM,
|
|
.iomux_func = U1RTS_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART1_RTS_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_CTS_PIN_IDX] = {
|
|
.default_gpio = U1CTS_GPIO_NUM,
|
|
.iomux_func = U1CTS_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART1_CTS_PAD_IN_IDX,
|
|
},
|
|
},
|
|
.irq = ETS_UART1_INTR_SOURCE,
|
|
},
|
|
|
|
{ // HP UART2
|
|
.pins = {
|
|
[SOC_UART_TX_PIN_IDX] = {
|
|
.default_gpio = U2TXD_GPIO_NUM,
|
|
.iomux_func = U2TXD_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART2_TXD_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_RX_PIN_IDX] = {
|
|
.default_gpio = U2RXD_GPIO_NUM,
|
|
.iomux_func = U2RXD_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART2_RXD_PAD_IN_IDX,
|
|
},
|
|
|
|
[SOC_UART_RTS_PIN_IDX] = {
|
|
.default_gpio = U2RTS_GPIO_NUM,
|
|
.iomux_func = U2RTS_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART2_RTS_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_CTS_PIN_IDX] = {
|
|
.default_gpio = U2CTS_GPIO_NUM,
|
|
.iomux_func = U2CTS_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART2_CTS_PAD_IN_IDX,
|
|
},
|
|
},
|
|
.irq = ETS_UART2_INTR_SOURCE,
|
|
},
|
|
|
|
{ // HP UART3
|
|
.pins = {
|
|
[SOC_UART_TX_PIN_IDX] = {
|
|
.default_gpio = U3TXD_GPIO_NUM,
|
|
.iomux_func = U3TXD_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART3_TXD_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_RX_PIN_IDX] = {
|
|
.default_gpio = U3RXD_GPIO_NUM,
|
|
.iomux_func = U3RXD_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART3_RXD_PAD_IN_IDX,
|
|
},
|
|
|
|
[SOC_UART_RTS_PIN_IDX] = {
|
|
.default_gpio = U3RTS_GPIO_NUM,
|
|
.iomux_func = U3RTS_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART3_RTS_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_CTS_PIN_IDX] = {
|
|
.default_gpio = U3CTS_GPIO_NUM,
|
|
.iomux_func = U3CTS_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART3_CTS_PAD_IN_IDX,
|
|
},
|
|
},
|
|
.irq = ETS_UART3_INTR_SOURCE,
|
|
},
|
|
|
|
{ // HP UART4
|
|
.pins = {
|
|
[SOC_UART_TX_PIN_IDX] = {
|
|
.default_gpio = U4TXD_GPIO_NUM,
|
|
.iomux_func = U4TXD_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART4_TXD_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_RX_PIN_IDX] = {
|
|
.default_gpio = U4RXD_GPIO_NUM,
|
|
.iomux_func = U4RXD_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART4_RXD_PAD_IN_IDX,
|
|
},
|
|
|
|
[SOC_UART_RTS_PIN_IDX] = {
|
|
.default_gpio = U4RTS_GPIO_NUM,
|
|
.iomux_func = U4RTS_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = UART4_RTS_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_CTS_PIN_IDX] = {
|
|
.default_gpio = U4CTS_GPIO_NUM,
|
|
.iomux_func = U4CTS_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = UART4_CTS_PAD_IN_IDX,
|
|
},
|
|
},
|
|
.irq = ETS_UART4_INTR_SOURCE,
|
|
},
|
|
{ // LP UART0
|
|
.pins = {
|
|
[SOC_UART_TX_PIN_IDX] = {
|
|
.default_gpio = LP_U0TXD_GPIO_NUM,
|
|
.iomux_func = LP_U0TXD_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = LP_UART_TXD_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_RX_PIN_IDX] = {
|
|
.default_gpio = LP_U0RXD_GPIO_NUM,
|
|
.iomux_func = LP_U0RXD_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = LP_UART_RXD_PAD_IN_IDX,
|
|
},
|
|
|
|
[SOC_UART_RTS_PIN_IDX] = {
|
|
.default_gpio = LP_U0RTS_GPIO_NUM,
|
|
.iomux_func = LP_U0RTS_MUX_FUNC,
|
|
.input = 0,
|
|
.signal = LP_UART_RTSN_PAD_OUT_IDX,
|
|
},
|
|
|
|
[SOC_UART_CTS_PIN_IDX] = {
|
|
.default_gpio = LP_U0CTS_GPIO_NUM,
|
|
.iomux_func = LP_U0CTS_MUX_FUNC,
|
|
.input = 1,
|
|
.signal = LP_UART_CTSN_PAD_IN_IDX,
|
|
},
|
|
},
|
|
.irq = ETS_LP_UART_INTR_SOURCE,
|
|
},
|
|
};
|
|
|
|
/**
|
|
* UART registers to be saved during sleep retention
|
|
*
|
|
* Reset TXFIFO and RXFIFO
|
|
* UART registers require set the reg_update bit to make the configuration take effect
|
|
*
|
|
* UART_INT_ENA_REG, UART_CLKDIV_SYNC_REG, UART_RX_FILT_REG, UART_CONF0_SYNC_REG, UART_CONF1_REG,
|
|
* UART_HWFC_CONF_SYNC_REG, UART_SLEEP_CONF0_REG, UART_SLEEP_CONF1_REG, UART_SLEEP_CONF2_REG,
|
|
* UART_SWFC_CONF0_SYNC_REG, UART_SWFC_CONF1_REG, UART_TXBRK_CONF_SYNC_REG, UART_IDLE_CONF_SYNC_REG,
|
|
* UART_RS485_CONF_SYNC_REG, UART_AT_CMD_PRECNT_SYNC_REG, UART_AT_CMD_POSTCNT_SYNC_REG, UART_AT_CMD_GAPTOUT_SYNC_REG,
|
|
* UART_AT_CMD_CHAR_SYNC_REG, UART_MEM_CONF_REG, UART_TOUT_CONF_SYNC_REG, UART_ID_REG
|
|
*/
|
|
#define UART_RETENTION_ADDR_MAP_REGS_CNT 21
|
|
#define UART_RETENTION_REGS_BASE(i) UART_INT_ENA_REG(i)
|
|
static const uint32_t uart_regs_map[4] = {0x7fff6d, 0x10, 0x0, 0x0};
|
|
#define UART_SLEEP_RETENTION_ENTRIES(uart_num) { \
|
|
[0] = {.config = REGDMA_LINK_ADDR_MAP_INIT(REGDMA_UART_LINK(0x00), \
|
|
UART_RETENTION_REGS_BASE(uart_num), UART_RETENTION_REGS_BASE(uart_num), \
|
|
UART_RETENTION_ADDR_MAP_REGS_CNT, 0, 0, \
|
|
uart_regs_map[0], uart_regs_map[1], \
|
|
uart_regs_map[2], uart_regs_map[3] \
|
|
), \
|
|
.owner = ENTRY(0) }, \
|
|
[1] = {.config = REGDMA_LINK_WRITE_INIT(REGDMA_UART_LINK(0x01), \
|
|
UART_REG_UPDATE_REG(uart_num), UART_REG_UPDATE, \
|
|
UART_REG_UPDATE_M, 1, 0 \
|
|
), \
|
|
.owner = ENTRY(0) }, \
|
|
[2] = {.config = REGDMA_LINK_WAIT_INIT(REGDMA_UART_LINK(0x02), \
|
|
UART_REG_UPDATE_REG(uart_num), 0x0, \
|
|
UART_REG_UPDATE_M, 1, 0 \
|
|
), \
|
|
.owner = ENTRY(0) }, \
|
|
}
|
|
|
|
static const regdma_entries_config_t uart0_regdma_entries[] = UART_SLEEP_RETENTION_ENTRIES(0);
|
|
static const regdma_entries_config_t uart1_regdma_entries[] = UART_SLEEP_RETENTION_ENTRIES(1);
|
|
static const regdma_entries_config_t uart2_regdma_entries[] = UART_SLEEP_RETENTION_ENTRIES(2);
|
|
static const regdma_entries_config_t uart3_regdma_entries[] = UART_SLEEP_RETENTION_ENTRIES(3);
|
|
static const regdma_entries_config_t uart4_regdma_entries[] = UART_SLEEP_RETENTION_ENTRIES(4);
|
|
|
|
const uart_reg_retention_info_t uart_reg_retention_info[SOC_UART_HP_NUM] = {
|
|
[0] = {
|
|
.regdma_entry_array = uart0_regdma_entries,
|
|
.array_size = ARRAY_SIZE(uart0_regdma_entries),
|
|
},
|
|
[1] = {
|
|
.regdma_entry_array = uart1_regdma_entries,
|
|
.array_size = ARRAY_SIZE(uart1_regdma_entries),
|
|
},
|
|
[2] = {
|
|
.regdma_entry_array = uart2_regdma_entries,
|
|
.array_size = ARRAY_SIZE(uart2_regdma_entries),
|
|
},
|
|
[3] = {
|
|
.regdma_entry_array = uart3_regdma_entries,
|
|
.array_size = ARRAY_SIZE(uart3_regdma_entries),
|
|
},
|
|
[4] = {
|
|
.regdma_entry_array = uart4_regdma_entries,
|
|
.array_size = ARRAY_SIZE(uart4_regdma_entries),
|
|
},
|
|
};
|