| .. |
|
include
|
fix bug that uart register base address macro was wrong
|
2017-06-23 19:56:12 +08:00 |
|
test
|
soc: implement XTAL frequency detection
|
2017-04-24 15:29:30 +08:00 |
|
brownout.c
|
soc: add source code of rtc_clk, rtc_pm
|
2017-04-11 15:45:54 +08:00 |
|
cpu_util.c
|
soc: add source code of rtc_clk, rtc_pm
|
2017-04-11 15:45:54 +08:00 |
|
i2c_apll.h
|
soc: add source code of rtc_clk, rtc_pm
|
2017-04-11 15:45:54 +08:00 |
|
i2c_bbpll.h
|
soc: add source code of rtc_clk, rtc_pm
|
2017-04-11 15:45:54 +08:00 |
|
i2c_rtc_clk.h
|
soc: add source code of rtc_clk, rtc_pm
|
2017-04-11 15:45:54 +08:00 |
|
rtc_clk.c
|
component/soc : move dport access header files to soc
|
2017-05-09 18:06:00 +08:00 |
|
rtc_init.c
|
soc: fix typo in register name
|
2017-07-06 12:36:06 +08:00 |
|
rtc_pm.c
|
soc: add source code of rtc_clk, rtc_pm
|
2017-04-11 15:45:54 +08:00 |
|
rtc_sleep.c
|
component/soc : move dport access header files to soc
|
2017-05-09 18:06:00 +08:00 |
|
rtc_time.c
|
Add support for 32k XTAL as RTC_SLOW_CLK source
|
2017-04-26 12:43:22 +08:00 |
|
soc_log.h
|
soc: add source code of rtc_clk, rtc_pm
|
2017-04-11 15:45:54 +08:00 |
