.. |
adc_channel.h
|
adc: fix esp32s3 continuous mode output bits issue
|
2022-07-20 15:01:57 +08:00 |
apb_ctrl_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
apb_ctrl_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
apb_saradc_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
apb_saradc_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
assist_debug_reg.h
|
fix reg name character error
|
2021-09-15 21:51:20 +08:00 |
bb_reg.h
|
soc: Move esp32c3 soc_memory_layout.c to soc component
|
2020-12-23 11:49:16 +11:00 |
boot_mode.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
cache_memory.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
clkout_channel.h
|
driver: Add esp32c3 drivers (except ADC/DAC) and update tests
|
2020-12-23 09:53:24 +11:00 |
dport_access.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
efuse_reg.h
|
Merge branch 'bugfix/c3_efuse_fail_bits_v4.4' into 'release/v4.4'
|
2022-06-09 10:53:31 +08:00 |
efuse_struct.h
|
Merge branch 'bugfix/c3_efuse_fail_bits_v4.4' into 'release/v4.4'
|
2022-06-09 10:53:31 +08:00 |
extmem_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
fe_reg.h
|
soc: Move esp32c3 soc_memory_layout.c to soc component
|
2020-12-23 11:49:16 +11:00 |
gdma_channel.h
|
gdma: dynamic alloc DMA channels
|
2021-01-13 10:52:27 +08:00 |
gdma_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
gdma_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
gpio_pins.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
gpio_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
gpio_sd_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
gpio_sd_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
gpio_sig_map.h
|
fast_gpio: driver support on esp32c3
|
2021-09-06 19:39:09 +08:00 |
gpio_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
hwcrypto_reg.h
|
hmac: Added Downstream JTAG enable mode for esp32c3 and esp32s3
|
2021-09-06 11:06:50 +05:30 |
i2c_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
i2c_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
i2s_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
i2s_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
interrupt_core0_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
interrupt_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
io_mux_reg.h
|
gpio: Fix some gpio pin num errors on esp32s2 and esp32c3
|
2021-12-30 12:27:14 +08:00 |
ledc_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
ledc_struct.h
|
LEDC: improved support for ESP32-C3 and refactored divisor calculation
|
2022-02-10 16:54:00 +08:00 |
memprot_defs.h
|
System/Security: Memprot API unified (ESP32C3,ESP32S3)
|
2022-01-27 12:40:27 +08:00 |
mmu.h
|
soc: Update esp32c3 soc headers
|
2020-12-24 10:47:34 +11:00 |
nrx_reg.h
|
soc: Move esp32c3 soc_memory_layout.c to soc component
|
2020-12-23 11:49:16 +11:00 |
periph_defs.h
|
esp_common: Add API for IPC to run small pieces of code on the other CPU, in the context of the level 4 interrupt
|
2021-08-03 14:35:29 +08:00 |
reset_reasons.h
|
update reset reason for c3/s3/h2
|
2021-08-13 17:45:53 +08:00 |
rmt_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
rmt_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
rtc_cntl_reg.h
|
rtc: fixed 8MD256 can't be used as RTC slow src on ESP32
|
2022-06-05 02:33:50 +08:00 |
rtc_cntl_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
rtc_i2c_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
rtc_i2c_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
rtc.h
|
pm: putting dbias and pd_cur code into same function
|
2022-06-05 02:33:51 +08:00 |
sensitive_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
sensitive_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
soc_caps.h
|
Merge branch 'bugfix/multiple_adc_bugfix_v4.4' into 'release/v4.4'
|
2022-08-04 14:42:53 +08:00 |
soc_pins.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
soc_ulp.h
|
soc: Move esp32c3 soc_memory_layout.c to soc component
|
2020-12-23 11:49:16 +11:00 |
soc.h
|
Clean IRAM and DRAM address space conversion macros
|
2022-08-09 20:33:26 +08:00 |
spi_mem_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
spi_mem_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
spi_pins.h
|
spi: remove HSPI macro on esp32c3 and esp32s3
|
2021-04-06 13:42:49 +08:00 |
spi_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
spi_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
syscon_reg.h
|
fix licence copyright for header file syscon_reg.h on ESP32C3 and ESP32S3
|
2022-07-11 11:09:06 +08:00 |
syscon_struct.h
|
rename APB_CTRL ro SYS_CON
|
2021-09-16 20:57:57 +08:00 |
system_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
system_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
systimer_reg.h
|
systimer: update soc data
|
2021-04-22 21:07:35 +08:00 |
systimer_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
timer_group_reg.h
|
timer_group: fix wrongly generated reg header that introduced in 443845fd54
|
2021-08-30 13:51:25 +08:00 |
timer_group_struct.h
|
timer_group: update reg headers for c3&s2&h2 and fix direct 8/16bit reg access
|
2021-08-19 18:56:32 +08:00 |
twai_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
uart_channel.h
|
uart: fixed incorrect channel number on ESP32S2, S3 and C3
|
2022-03-02 02:42:06 +08:00 |
uart_pins.h
|
uart: uart_set_pin function will now use IOMUX whenever possible
|
2021-08-04 12:48:30 +08:00 |
uart_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
uart_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
uhci_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |
uhci_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
usb_serial_jtag_reg.h
|
usb_serial_jtag: Add blocking driver to support vfs.
|
2021-07-05 11:22:38 +08:00 |
usb_serial_jtag_struct.h
|
soc/ll: workaround compiler bug that generate 8/16 bits inst instead of 32 bits one
|
2021-08-30 13:50:58 +08:00 |
wdev_reg.h
|
soc: Add initial ESP32-C3 support
|
2020-11-30 11:12:56 +11:00 |