mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
78 lines
2.9 KiB
C
78 lines
2.9 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2022-2024 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
#pragma once
|
|
|
|
#include "soc/soc.h"
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
|
|
/*CLINT MINT*/
|
|
#define CLINT_MINT_SIP_REG (DR_REG_CLINT_M_BASE + 0x0)
|
|
/* CLINT_CPU_MINT_SIP : R/W ;bitpos:[0] ;default: 1'b0 ; */
|
|
/*description: .*/
|
|
#define CLINT_CPU_MINT_SIP BIT(0)
|
|
#define CLINT_CPU_MINT_SIP_M BIT(0)
|
|
#define CLINT_CPU_MINT_SIP_V 1
|
|
#define CLINT_CPU_MINT_SIP_S 0
|
|
|
|
#define CLINT_MINT_MTIMECMP_L_REG (DR_REG_CLINT_M_BASE + 0x4000)
|
|
/* CLINT_CPU_MINT_MTIMECMP_L : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
|
|
/*description: .*/
|
|
#define CLINT_CPU_MINT_MTIMECMP_L 0xFFFFFFFF
|
|
#define CLINT_CPU_MINT_MTIMECMP_L_M ((CLINT_CPU_MINT_MTIMECMP_L_V)<<(CLINT_CPU_MINT_MTIMECMP_L_S))
|
|
#define CLINT_CPU_MINT_MTIMECMP_L_V 0xFFFFFFFF
|
|
#define CLINT_CPU_MINT_MTIMECMP_L_S 0
|
|
|
|
#define CLINT_MINT_MTIMECMP_H_REG (DR_REG_CLINT_M_BASE + 0x4004)
|
|
/* CLINT_CPU_MINT_MTIMECMP_H : RO ;bitpos:[31:0] ;default: 32'h0 ; */
|
|
/*description: .*/
|
|
#define CLINT_CPU_MINT_MTIMECMP_H 0xFFFFFFFF
|
|
#define CLINT_CPU_MINT_MTIMECMP_H_M ((CLINT_CPU_MINT_MTIMECMP_H_V)<<(CLINT_CPU_MINT_MTIMECMP_H_S))
|
|
#define CLINT_CPU_MINT_MTIMECMP_H_V 0xFFFFFFFF
|
|
#define CLINT_CPU_MINT_MTIMECMP_H_S 0
|
|
|
|
#define CLINT_MINT_TIMECTL_REG (DR_REG_CLINT_M_BASE + 0x4010)
|
|
/* CLINT_MINT_SAMPLING_MODE : R/W ;bitpos:[5:4] ;default: 2'b0 ; */
|
|
/*description: .*/
|
|
#define CLINT_MINT_SAMPLING_MODE 0x00000003
|
|
#define CLINT_MINT_SAMPLING_MODE_M ((CLINT_CPU_MINT_TIMECTL_V)<<(CLINT_CPU_MINT_TIMECTL_S))
|
|
#define CLINT_MINT_SAMPLING_MODE_V 0x3
|
|
#define CLINT_MINT_SAMPLING_MODE_S 4
|
|
/* CLINT_MINT_COUNTER_OVERFLOW : R/W ;bitpos:[3] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define CLINT_MINT_COUNTER_OVERFLOW (BIT(3))
|
|
#define CLINT_MINT_COUNTER_OVERFLOW_M (BIT(3))
|
|
#define CLINT_MINT_COUNTER_OVERFLOW_V 0x1
|
|
#define CLINT_MINT_COUNTER_OVERFLOW_S 3
|
|
/* CLINT_MINT_COUNTER_EN : R/W ;bitpos:[0] ;default: 1'b0 ; */
|
|
/*description: */
|
|
#define CLINT_MINT_COUNTER_EN (BIT(0))
|
|
#define CLINT_MINT_COUNTER_EN_M (BIT(0))
|
|
#define CLINT_MINT_COUNTER_EN_V 0x1
|
|
#define CLINT_MINT_COUNTER_EN_S 0
|
|
|
|
#define CLINT_MINT_MTIME_L_REG (DR_REG_CLINT_M_BASE + 0xBFF8)
|
|
/* CLINT_CPU_MINT_MTIME_L : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
|
|
/*description: .*/
|
|
#define CLINT_CPU_MINT_MTIME_L 0xFFFFFFFF
|
|
#define CLINT_CPU_MINT_MTIME_L_M ((CLINT_CPU_MINT_MTIME_L_V)<<(CLINT_CPU_MINT_MTIME_L_S))
|
|
#define CLINT_CPU_MINT_MTIME_L_V 0xFFFFFFFF
|
|
#define CLINT_CPU_MINT_MTIME_L_S 0
|
|
|
|
#define CLINT_MINT_MTIME_H_REG (DR_REG_CLINT_M_BASE + 0xBFFC)
|
|
/* CLINT_CPU_MINT_MTIME_H : RO ;bitpos:[31:0] ;default: 32'h0 ; */
|
|
/*description: .*/
|
|
#define CLINT_CPU_MINT_MTIME_H 0xFFFFFFFF
|
|
#define CLINT_CPU_MINT_MTIME_H_M ((CLINT_CPU_MINT_MTIME_H_V)<<(CLINT_CPU_MINT_MTIME_H_S))
|
|
#define CLINT_CPU_MINT_MTIME_H_V 0xFFFFFFFF
|
|
#define CLINT_CPU_MINT_MTIME_H_S 0
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|