mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
69 lines
1.4 KiB
Plaintext
69 lines
1.4 KiB
Plaintext
/*
|
|
* SPDX-FileCopyrightText: 2023-2024 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
#include "sdkconfig.h"
|
|
#include "soc/soc.h"
|
|
#include "ld.common"
|
|
|
|
#if CONFIG_ESP_ROM_HAS_LP_ROM
|
|
/* With LP-ROM memory layout is different due to LP ROM stack/data */
|
|
#define ULP_MEM_START_ADDRESS SOC_RTC_DRAM_LOW + RESERVE_RTC_MEM
|
|
#else
|
|
#define ULP_MEM_START_ADDRESS (SOC_RTC_DRAM_LOW)
|
|
#endif
|
|
|
|
ENTRY(reset_vector)
|
|
|
|
MEMORY
|
|
{
|
|
/*first 128byte for exception/interrupt vectors*/
|
|
vector_table(RX) : ORIGIN = ULP_MEM_START_ADDRESS , LENGTH = 0x80
|
|
ram(RWX) : ORIGIN = ULP_MEM_START_ADDRESS + 0x80, LENGTH = CONFIG_ULP_COPROC_RESERVE_MEM - 0x80 - CONFIG_ULP_SHARED_MEM
|
|
}
|
|
|
|
SECTIONS
|
|
{
|
|
.vector.text :
|
|
{
|
|
/*exception/interrupt vectors*/
|
|
__mtvec_base = .;
|
|
KEEP (*(.init.vector .init.vector.*))
|
|
} > vector_table
|
|
|
|
. = ORIGIN(ram);
|
|
|
|
.text ALIGN(4):
|
|
{
|
|
*(.text.vectors) /* Default reset vector must link to offset 0x80 */
|
|
*(.text)
|
|
*(.text*)
|
|
} >ram
|
|
|
|
.rodata ALIGN(4):
|
|
{
|
|
*(.rodata)
|
|
*(.rodata*)
|
|
} > ram
|
|
|
|
.data ALIGN(4):
|
|
{
|
|
*(.data)
|
|
*(.data*)
|
|
*(.sdata)
|
|
*(.sdata*)
|
|
} > ram
|
|
|
|
.bss ALIGN(4) :
|
|
{
|
|
*(.bss)
|
|
*(.bss*)
|
|
*(.sbss)
|
|
*(.sbss*)
|
|
PROVIDE(end = .);
|
|
} >ram
|
|
|
|
__stack_top = ORIGIN(ram) + LENGTH(ram);
|
|
}
|