mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
425 lines
16 KiB
C
425 lines
16 KiB
C
/**
|
|
* SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
#pragma once
|
|
|
|
#include <stdint.h>
|
|
#include "soc/soc.h"
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/** LP_CLKRST_LP_CLK_CONF_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_CLK_CONF_REG (DR_REG_LP_CLKRST_BASE + 0x0)
|
|
/** LP_CLKRST_SLOW_CLK_SEL : R/W; bitpos: [1:0]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_SLOW_CLK_SEL 0x00000003U
|
|
#define LP_CLKRST_SLOW_CLK_SEL_M (LP_CLKRST_SLOW_CLK_SEL_V << LP_CLKRST_SLOW_CLK_SEL_S)
|
|
#define LP_CLKRST_SLOW_CLK_SEL_V 0x00000003U
|
|
#define LP_CLKRST_SLOW_CLK_SEL_S 0
|
|
/** LP_CLKRST_FAST_CLK_SEL : R/W; bitpos: [3:2]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_FAST_CLK_SEL 0x00000003U
|
|
#define LP_CLKRST_FAST_CLK_SEL_M (LP_CLKRST_FAST_CLK_SEL_V << LP_CLKRST_FAST_CLK_SEL_S)
|
|
#define LP_CLKRST_FAST_CLK_SEL_V 0x00000003U
|
|
#define LP_CLKRST_FAST_CLK_SEL_S 2
|
|
/** LP_CLKRST_LP_PERI_DIV_NUM : R/W; bitpos: [11:4]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_PERI_DIV_NUM 0x000000FFU
|
|
#define LP_CLKRST_LP_PERI_DIV_NUM_M (LP_CLKRST_LP_PERI_DIV_NUM_V << LP_CLKRST_LP_PERI_DIV_NUM_S)
|
|
#define LP_CLKRST_LP_PERI_DIV_NUM_V 0x000000FFU
|
|
#define LP_CLKRST_LP_PERI_DIV_NUM_S 4
|
|
|
|
/** LP_CLKRST_LP_CLK_PO_EN_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_CLK_PO_EN_REG (DR_REG_LP_CLKRST_BASE + 0x4)
|
|
/** LP_CLKRST_AON_SLOW_OEN : R/W; bitpos: [0]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_AON_SLOW_OEN (BIT(0))
|
|
#define LP_CLKRST_AON_SLOW_OEN_M (LP_CLKRST_AON_SLOW_OEN_V << LP_CLKRST_AON_SLOW_OEN_S)
|
|
#define LP_CLKRST_AON_SLOW_OEN_V 0x00000001U
|
|
#define LP_CLKRST_AON_SLOW_OEN_S 0
|
|
/** LP_CLKRST_AON_FAST_OEN : R/W; bitpos: [1]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_AON_FAST_OEN (BIT(1))
|
|
#define LP_CLKRST_AON_FAST_OEN_M (LP_CLKRST_AON_FAST_OEN_V << LP_CLKRST_AON_FAST_OEN_S)
|
|
#define LP_CLKRST_AON_FAST_OEN_V 0x00000001U
|
|
#define LP_CLKRST_AON_FAST_OEN_S 1
|
|
/** LP_CLKRST_SOSC_OEN : R/W; bitpos: [2]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_SOSC_OEN (BIT(2))
|
|
#define LP_CLKRST_SOSC_OEN_M (LP_CLKRST_SOSC_OEN_V << LP_CLKRST_SOSC_OEN_S)
|
|
#define LP_CLKRST_SOSC_OEN_V 0x00000001U
|
|
#define LP_CLKRST_SOSC_OEN_S 2
|
|
/** LP_CLKRST_FOSC_OEN : R/W; bitpos: [3]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_FOSC_OEN (BIT(3))
|
|
#define LP_CLKRST_FOSC_OEN_M (LP_CLKRST_FOSC_OEN_V << LP_CLKRST_FOSC_OEN_S)
|
|
#define LP_CLKRST_FOSC_OEN_V 0x00000001U
|
|
#define LP_CLKRST_FOSC_OEN_S 3
|
|
/** LP_CLKRST_OSC32K_OEN : R/W; bitpos: [4]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_OSC32K_OEN (BIT(4))
|
|
#define LP_CLKRST_OSC32K_OEN_M (LP_CLKRST_OSC32K_OEN_V << LP_CLKRST_OSC32K_OEN_S)
|
|
#define LP_CLKRST_OSC32K_OEN_V 0x00000001U
|
|
#define LP_CLKRST_OSC32K_OEN_S 4
|
|
/** LP_CLKRST_XTAL32K_OEN : R/W; bitpos: [5]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_XTAL32K_OEN (BIT(5))
|
|
#define LP_CLKRST_XTAL32K_OEN_M (LP_CLKRST_XTAL32K_OEN_V << LP_CLKRST_XTAL32K_OEN_S)
|
|
#define LP_CLKRST_XTAL32K_OEN_V 0x00000001U
|
|
#define LP_CLKRST_XTAL32K_OEN_S 5
|
|
/** LP_CLKRST_CORE_EFUSE_OEN : R/W; bitpos: [6]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CORE_EFUSE_OEN (BIT(6))
|
|
#define LP_CLKRST_CORE_EFUSE_OEN_M (LP_CLKRST_CORE_EFUSE_OEN_V << LP_CLKRST_CORE_EFUSE_OEN_S)
|
|
#define LP_CLKRST_CORE_EFUSE_OEN_V 0x00000001U
|
|
#define LP_CLKRST_CORE_EFUSE_OEN_S 6
|
|
/** LP_CLKRST_SLOW_OEN : R/W; bitpos: [7]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_SLOW_OEN (BIT(7))
|
|
#define LP_CLKRST_SLOW_OEN_M (LP_CLKRST_SLOW_OEN_V << LP_CLKRST_SLOW_OEN_S)
|
|
#define LP_CLKRST_SLOW_OEN_V 0x00000001U
|
|
#define LP_CLKRST_SLOW_OEN_S 7
|
|
/** LP_CLKRST_FAST_OEN : R/W; bitpos: [8]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_FAST_OEN (BIT(8))
|
|
#define LP_CLKRST_FAST_OEN_M (LP_CLKRST_FAST_OEN_V << LP_CLKRST_FAST_OEN_S)
|
|
#define LP_CLKRST_FAST_OEN_V 0x00000001U
|
|
#define LP_CLKRST_FAST_OEN_S 8
|
|
/** LP_CLKRST_RNG_OEN : R/W; bitpos: [9]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_RNG_OEN (BIT(9))
|
|
#define LP_CLKRST_RNG_OEN_M (LP_CLKRST_RNG_OEN_V << LP_CLKRST_RNG_OEN_S)
|
|
#define LP_CLKRST_RNG_OEN_V 0x00000001U
|
|
#define LP_CLKRST_RNG_OEN_S 9
|
|
/** LP_CLKRST_LPBUS_OEN : R/W; bitpos: [10]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LPBUS_OEN (BIT(10))
|
|
#define LP_CLKRST_LPBUS_OEN_M (LP_CLKRST_LPBUS_OEN_V << LP_CLKRST_LPBUS_OEN_S)
|
|
#define LP_CLKRST_LPBUS_OEN_V 0x00000001U
|
|
#define LP_CLKRST_LPBUS_OEN_S 10
|
|
|
|
/** LP_CLKRST_LP_CLK_EN_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_CLK_EN_REG (DR_REG_LP_CLKRST_BASE + 0x8)
|
|
/** LP_CLKRST_FAST_ORI_GATE : R/W; bitpos: [31]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_FAST_ORI_GATE (BIT(31))
|
|
#define LP_CLKRST_FAST_ORI_GATE_M (LP_CLKRST_FAST_ORI_GATE_V << LP_CLKRST_FAST_ORI_GATE_S)
|
|
#define LP_CLKRST_FAST_ORI_GATE_V 0x00000001U
|
|
#define LP_CLKRST_FAST_ORI_GATE_S 31
|
|
|
|
/** LP_CLKRST_LP_RST_EN_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_RST_EN_REG (DR_REG_LP_CLKRST_BASE + 0xc)
|
|
/** LP_CLKRST_AON_EFUSE_CORE_RESET_EN : R/W; bitpos: [28]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_AON_EFUSE_CORE_RESET_EN (BIT(28))
|
|
#define LP_CLKRST_AON_EFUSE_CORE_RESET_EN_M (LP_CLKRST_AON_EFUSE_CORE_RESET_EN_V << LP_CLKRST_AON_EFUSE_CORE_RESET_EN_S)
|
|
#define LP_CLKRST_AON_EFUSE_CORE_RESET_EN_V 0x00000001U
|
|
#define LP_CLKRST_AON_EFUSE_CORE_RESET_EN_S 28
|
|
/** LP_CLKRST_LP_TIMER_RESET_EN : R/W; bitpos: [29]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_TIMER_RESET_EN (BIT(29))
|
|
#define LP_CLKRST_LP_TIMER_RESET_EN_M (LP_CLKRST_LP_TIMER_RESET_EN_V << LP_CLKRST_LP_TIMER_RESET_EN_S)
|
|
#define LP_CLKRST_LP_TIMER_RESET_EN_V 0x00000001U
|
|
#define LP_CLKRST_LP_TIMER_RESET_EN_S 29
|
|
/** LP_CLKRST_WDT_RESET_EN : R/W; bitpos: [30]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_WDT_RESET_EN (BIT(30))
|
|
#define LP_CLKRST_WDT_RESET_EN_M (LP_CLKRST_WDT_RESET_EN_V << LP_CLKRST_WDT_RESET_EN_S)
|
|
#define LP_CLKRST_WDT_RESET_EN_V 0x00000001U
|
|
#define LP_CLKRST_WDT_RESET_EN_S 30
|
|
/** LP_CLKRST_ANA_PERI_RESET_EN : R/W; bitpos: [31]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_ANA_PERI_RESET_EN (BIT(31))
|
|
#define LP_CLKRST_ANA_PERI_RESET_EN_M (LP_CLKRST_ANA_PERI_RESET_EN_V << LP_CLKRST_ANA_PERI_RESET_EN_S)
|
|
#define LP_CLKRST_ANA_PERI_RESET_EN_V 0x00000001U
|
|
#define LP_CLKRST_ANA_PERI_RESET_EN_S 31
|
|
|
|
/** LP_CLKRST_RESET_CAUSE_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_RESET_CAUSE_REG (DR_REG_LP_CLKRST_BASE + 0x10)
|
|
/** LP_CLKRST_RESET_CAUSE : RO; bitpos: [4:0]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_RESET_CAUSE 0x0000001FU
|
|
#define LP_CLKRST_RESET_CAUSE_M (LP_CLKRST_RESET_CAUSE_V << LP_CLKRST_RESET_CAUSE_S)
|
|
#define LP_CLKRST_RESET_CAUSE_V 0x0000001FU
|
|
#define LP_CLKRST_RESET_CAUSE_S 0
|
|
/** LP_CLKRST_CORE0_RESET_FLAG : RO; bitpos: [5]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CORE0_RESET_FLAG (BIT(5))
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_M (LP_CLKRST_CORE0_RESET_FLAG_V << LP_CLKRST_CORE0_RESET_FLAG_S)
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_V 0x00000001U
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_S 5
|
|
/** LP_CLKRST_CORE0_RESET_CAUSE_CLR : WT; bitpos: [29]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CORE0_RESET_CAUSE_CLR (BIT(29))
|
|
#define LP_CLKRST_CORE0_RESET_CAUSE_CLR_M (LP_CLKRST_CORE0_RESET_CAUSE_CLR_V << LP_CLKRST_CORE0_RESET_CAUSE_CLR_S)
|
|
#define LP_CLKRST_CORE0_RESET_CAUSE_CLR_V 0x00000001U
|
|
#define LP_CLKRST_CORE0_RESET_CAUSE_CLR_S 29
|
|
/** LP_CLKRST_CORE0_RESET_FLAG_SET : WT; bitpos: [30]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_SET (BIT(30))
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_SET_M (LP_CLKRST_CORE0_RESET_FLAG_SET_V << LP_CLKRST_CORE0_RESET_FLAG_SET_S)
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_SET_V 0x00000001U
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_SET_S 30
|
|
/** LP_CLKRST_CORE0_RESET_FLAG_CLR : WT; bitpos: [31]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_CLR (BIT(31))
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_CLR_M (LP_CLKRST_CORE0_RESET_FLAG_CLR_V << LP_CLKRST_CORE0_RESET_FLAG_CLR_S)
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_CLR_V 0x00000001U
|
|
#define LP_CLKRST_CORE0_RESET_FLAG_CLR_S 31
|
|
|
|
/** LP_CLKRST_CPU_RESET_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CPU_RESET_REG (DR_REG_LP_CLKRST_BASE + 0x14)
|
|
/** LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH : R/W; bitpos: [24:22]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH 0x00000007U
|
|
#define LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_M (LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_V << LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_S)
|
|
#define LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_V 0x00000007U
|
|
#define LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_S 22
|
|
/** LP_CLKRST_RTC_WDT_CPU_RESET_EN : R/W; bitpos: [25]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_RTC_WDT_CPU_RESET_EN (BIT(25))
|
|
#define LP_CLKRST_RTC_WDT_CPU_RESET_EN_M (LP_CLKRST_RTC_WDT_CPU_RESET_EN_V << LP_CLKRST_RTC_WDT_CPU_RESET_EN_S)
|
|
#define LP_CLKRST_RTC_WDT_CPU_RESET_EN_V 0x00000001U
|
|
#define LP_CLKRST_RTC_WDT_CPU_RESET_EN_S 25
|
|
/** LP_CLKRST_CPU_STALL_WAIT : R/W; bitpos: [30:26]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CPU_STALL_WAIT 0x0000001FU
|
|
#define LP_CLKRST_CPU_STALL_WAIT_M (LP_CLKRST_CPU_STALL_WAIT_V << LP_CLKRST_CPU_STALL_WAIT_S)
|
|
#define LP_CLKRST_CPU_STALL_WAIT_V 0x0000001FU
|
|
#define LP_CLKRST_CPU_STALL_WAIT_S 26
|
|
/** LP_CLKRST_CPU_STALL_EN : R/W; bitpos: [31]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CPU_STALL_EN (BIT(31))
|
|
#define LP_CLKRST_CPU_STALL_EN_M (LP_CLKRST_CPU_STALL_EN_V << LP_CLKRST_CPU_STALL_EN_S)
|
|
#define LP_CLKRST_CPU_STALL_EN_V 0x00000001U
|
|
#define LP_CLKRST_CPU_STALL_EN_S 31
|
|
|
|
/** LP_CLKRST_FOSC_CNTL_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_FOSC_CNTL_REG (DR_REG_LP_CLKRST_BASE + 0x18)
|
|
/** LP_CLKRST_FOSC_DFREQ : R/W; bitpos: [31:22]; default: 600;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_FOSC_DFREQ 0x000003FFU
|
|
#define LP_CLKRST_FOSC_DFREQ_M (LP_CLKRST_FOSC_DFREQ_V << LP_CLKRST_FOSC_DFREQ_S)
|
|
#define LP_CLKRST_FOSC_DFREQ_V 0x000003FFU
|
|
#define LP_CLKRST_FOSC_DFREQ_S 22
|
|
|
|
/** LP_CLKRST_RC32K_CNTL_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_RC32K_CNTL_REG (DR_REG_LP_CLKRST_BASE + 0x1c)
|
|
/** LP_CLKRST_RC32K_DFREQ : R/W; bitpos: [31:22]; default: 650;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_RC32K_DFREQ 0x000003FFU
|
|
#define LP_CLKRST_RC32K_DFREQ_M (LP_CLKRST_RC32K_DFREQ_V << LP_CLKRST_RC32K_DFREQ_S)
|
|
#define LP_CLKRST_RC32K_DFREQ_V 0x000003FFU
|
|
#define LP_CLKRST_RC32K_DFREQ_S 22
|
|
|
|
/** LP_CLKRST_CLK_TO_HP_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CLK_TO_HP_REG (DR_REG_LP_CLKRST_BASE + 0x20)
|
|
/** LP_CLKRST_ICG_HP_XTAL32K : R/W; bitpos: [28]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_ICG_HP_XTAL32K (BIT(28))
|
|
#define LP_CLKRST_ICG_HP_XTAL32K_M (LP_CLKRST_ICG_HP_XTAL32K_V << LP_CLKRST_ICG_HP_XTAL32K_S)
|
|
#define LP_CLKRST_ICG_HP_XTAL32K_V 0x00000001U
|
|
#define LP_CLKRST_ICG_HP_XTAL32K_S 28
|
|
/** LP_CLKRST_ICG_HP_SOSC : R/W; bitpos: [29]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_ICG_HP_SOSC (BIT(29))
|
|
#define LP_CLKRST_ICG_HP_SOSC_M (LP_CLKRST_ICG_HP_SOSC_V << LP_CLKRST_ICG_HP_SOSC_S)
|
|
#define LP_CLKRST_ICG_HP_SOSC_V 0x00000001U
|
|
#define LP_CLKRST_ICG_HP_SOSC_S 29
|
|
/** LP_CLKRST_ICG_HP_OSC32K : R/W; bitpos: [30]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_ICG_HP_OSC32K (BIT(30))
|
|
#define LP_CLKRST_ICG_HP_OSC32K_M (LP_CLKRST_ICG_HP_OSC32K_V << LP_CLKRST_ICG_HP_OSC32K_S)
|
|
#define LP_CLKRST_ICG_HP_OSC32K_V 0x00000001U
|
|
#define LP_CLKRST_ICG_HP_OSC32K_S 30
|
|
/** LP_CLKRST_ICG_HP_FOSC : R/W; bitpos: [31]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_ICG_HP_FOSC (BIT(31))
|
|
#define LP_CLKRST_ICG_HP_FOSC_M (LP_CLKRST_ICG_HP_FOSC_V << LP_CLKRST_ICG_HP_FOSC_S)
|
|
#define LP_CLKRST_ICG_HP_FOSC_V 0x00000001U
|
|
#define LP_CLKRST_ICG_HP_FOSC_S 31
|
|
|
|
/** LP_CLKRST_LPMEM_FORCE_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LPMEM_FORCE_REG (DR_REG_LP_CLKRST_BASE + 0x24)
|
|
/** LP_CLKRST_LPMEM_CLK_FORCE_ON : R/W; bitpos: [31]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LPMEM_CLK_FORCE_ON (BIT(31))
|
|
#define LP_CLKRST_LPMEM_CLK_FORCE_ON_M (LP_CLKRST_LPMEM_CLK_FORCE_ON_V << LP_CLKRST_LPMEM_CLK_FORCE_ON_S)
|
|
#define LP_CLKRST_LPMEM_CLK_FORCE_ON_V 0x00000001U
|
|
#define LP_CLKRST_LPMEM_CLK_FORCE_ON_S 31
|
|
|
|
/** LP_CLKRST_LPPERI_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LPPERI_REG (DR_REG_LP_CLKRST_BASE + 0x28)
|
|
/** LP_CLKRST_LP_BLETIMER_DIV_NUM : R/W; bitpos: [23:12]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_BLETIMER_DIV_NUM 0x00000FFFU
|
|
#define LP_CLKRST_LP_BLETIMER_DIV_NUM_M (LP_CLKRST_LP_BLETIMER_DIV_NUM_V << LP_CLKRST_LP_BLETIMER_DIV_NUM_S)
|
|
#define LP_CLKRST_LP_BLETIMER_DIV_NUM_V 0x00000FFFU
|
|
#define LP_CLKRST_LP_BLETIMER_DIV_NUM_S 12
|
|
/** LP_CLKRST_LP_BLETIMER_32K_SEL : R/W; bitpos: [25:24]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_BLETIMER_32K_SEL 0x00000003U
|
|
#define LP_CLKRST_LP_BLETIMER_32K_SEL_M (LP_CLKRST_LP_BLETIMER_32K_SEL_V << LP_CLKRST_LP_BLETIMER_32K_SEL_S)
|
|
#define LP_CLKRST_LP_BLETIMER_32K_SEL_V 0x00000003U
|
|
#define LP_CLKRST_LP_BLETIMER_32K_SEL_S 24
|
|
/** LP_CLKRST_LP_SEL_OSC_SLOW : R/W; bitpos: [26]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_SEL_OSC_SLOW (BIT(26))
|
|
#define LP_CLKRST_LP_SEL_OSC_SLOW_M (LP_CLKRST_LP_SEL_OSC_SLOW_V << LP_CLKRST_LP_SEL_OSC_SLOW_S)
|
|
#define LP_CLKRST_LP_SEL_OSC_SLOW_V 0x00000001U
|
|
#define LP_CLKRST_LP_SEL_OSC_SLOW_S 26
|
|
/** LP_CLKRST_LP_SEL_OSC_FAST : R/W; bitpos: [27]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_SEL_OSC_FAST (BIT(27))
|
|
#define LP_CLKRST_LP_SEL_OSC_FAST_M (LP_CLKRST_LP_SEL_OSC_FAST_V << LP_CLKRST_LP_SEL_OSC_FAST_S)
|
|
#define LP_CLKRST_LP_SEL_OSC_FAST_V 0x00000001U
|
|
#define LP_CLKRST_LP_SEL_OSC_FAST_S 27
|
|
/** LP_CLKRST_LP_SEL_XTAL : R/W; bitpos: [28]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_SEL_XTAL (BIT(28))
|
|
#define LP_CLKRST_LP_SEL_XTAL_M (LP_CLKRST_LP_SEL_XTAL_V << LP_CLKRST_LP_SEL_XTAL_S)
|
|
#define LP_CLKRST_LP_SEL_XTAL_V 0x00000001U
|
|
#define LP_CLKRST_LP_SEL_XTAL_S 28
|
|
/** LP_CLKRST_LP_SEL_XTAL32K : R/W; bitpos: [29]; default: 1;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_SEL_XTAL32K (BIT(29))
|
|
#define LP_CLKRST_LP_SEL_XTAL32K_M (LP_CLKRST_LP_SEL_XTAL32K_V << LP_CLKRST_LP_SEL_XTAL32K_S)
|
|
#define LP_CLKRST_LP_SEL_XTAL32K_V 0x00000001U
|
|
#define LP_CLKRST_LP_SEL_XTAL32K_S 29
|
|
/** LP_CLKRST_LP_I2C_CLK_SEL : R/W; bitpos: [30]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_I2C_CLK_SEL (BIT(30))
|
|
#define LP_CLKRST_LP_I2C_CLK_SEL_M (LP_CLKRST_LP_I2C_CLK_SEL_V << LP_CLKRST_LP_I2C_CLK_SEL_S)
|
|
#define LP_CLKRST_LP_I2C_CLK_SEL_V 0x00000001U
|
|
#define LP_CLKRST_LP_I2C_CLK_SEL_S 30
|
|
/** LP_CLKRST_LP_UART_CLK_SEL : R/W; bitpos: [31]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_LP_UART_CLK_SEL (BIT(31))
|
|
#define LP_CLKRST_LP_UART_CLK_SEL_M (LP_CLKRST_LP_UART_CLK_SEL_V << LP_CLKRST_LP_UART_CLK_SEL_S)
|
|
#define LP_CLKRST_LP_UART_CLK_SEL_V 0x00000001U
|
|
#define LP_CLKRST_LP_UART_CLK_SEL_S 31
|
|
|
|
/** LP_CLKRST_XTAL32K_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_XTAL32K_REG (DR_REG_LP_CLKRST_BASE + 0x2c)
|
|
/** LP_CLKRST_DRES_XTAL32K : R/W; bitpos: [24:22]; default: 3;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_DRES_XTAL32K 0x00000007U
|
|
#define LP_CLKRST_DRES_XTAL32K_M (LP_CLKRST_DRES_XTAL32K_V << LP_CLKRST_DRES_XTAL32K_S)
|
|
#define LP_CLKRST_DRES_XTAL32K_V 0x00000007U
|
|
#define LP_CLKRST_DRES_XTAL32K_S 22
|
|
/** LP_CLKRST_DGM_XTAL32K : R/W; bitpos: [27:25]; default: 3;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_DGM_XTAL32K 0x00000007U
|
|
#define LP_CLKRST_DGM_XTAL32K_M (LP_CLKRST_DGM_XTAL32K_V << LP_CLKRST_DGM_XTAL32K_S)
|
|
#define LP_CLKRST_DGM_XTAL32K_V 0x00000007U
|
|
#define LP_CLKRST_DGM_XTAL32K_S 25
|
|
/** LP_CLKRST_DBUF_XTAL32K : R/W; bitpos: [28]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_DBUF_XTAL32K (BIT(28))
|
|
#define LP_CLKRST_DBUF_XTAL32K_M (LP_CLKRST_DBUF_XTAL32K_V << LP_CLKRST_DBUF_XTAL32K_S)
|
|
#define LP_CLKRST_DBUF_XTAL32K_V 0x00000001U
|
|
#define LP_CLKRST_DBUF_XTAL32K_S 28
|
|
/** LP_CLKRST_DAC_XTAL32K : R/W; bitpos: [31:29]; default: 3;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_DAC_XTAL32K 0x00000007U
|
|
#define LP_CLKRST_DAC_XTAL32K_M (LP_CLKRST_DAC_XTAL32K_V << LP_CLKRST_DAC_XTAL32K_S)
|
|
#define LP_CLKRST_DAC_XTAL32K_V 0x00000007U
|
|
#define LP_CLKRST_DAC_XTAL32K_S 29
|
|
|
|
/** LP_CLKRST_DATE_REG register
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_DATE_REG (DR_REG_LP_CLKRST_BASE + 0x3fc)
|
|
/** LP_CLKRST_CLKRST_DATE : R/W; bitpos: [30:0]; default: 35680896;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CLKRST_DATE 0x7FFFFFFFU
|
|
#define LP_CLKRST_CLKRST_DATE_M (LP_CLKRST_CLKRST_DATE_V << LP_CLKRST_CLKRST_DATE_S)
|
|
#define LP_CLKRST_CLKRST_DATE_V 0x7FFFFFFFU
|
|
#define LP_CLKRST_CLKRST_DATE_S 0
|
|
/** LP_CLKRST_CLK_EN : R/W; bitpos: [31]; default: 0;
|
|
* need_des
|
|
*/
|
|
#define LP_CLKRST_CLK_EN (BIT(31))
|
|
#define LP_CLKRST_CLK_EN_M (LP_CLKRST_CLK_EN_V << LP_CLKRST_CLK_EN_S)
|
|
#define LP_CLKRST_CLK_EN_V 0x00000001U
|
|
#define LP_CLKRST_CLK_EN_S 31
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|