mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
afe3bfe19f
On riscv core, core cycle counter counts the clock cycles only when core is active (not sleeping). In spi_slave/sender example, it uses ccount (core cycle counter) to do a simple debounce. Therefore, when using spi_slave/sender and spi_slave/receiver, program will be stuck. This commit fix this issue by using esp_timer
178 lines
5.3 KiB
C
178 lines
5.3 KiB
C
/* SPI Slave example, sender (uses SPI master driver)
|
|
|
|
This example code is in the Public Domain (or CC0 licensed, at your option.)
|
|
|
|
Unless required by applicable law or agreed to in writing, this
|
|
software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
|
|
CONDITIONS OF ANY KIND, either express or implied.
|
|
*/
|
|
#include <stdio.h>
|
|
#include <stdint.h>
|
|
#include <stddef.h>
|
|
#include <string.h>
|
|
#include "esp_log.h"
|
|
#include "freertos/FreeRTOS.h"
|
|
#include "freertos/task.h"
|
|
#include "freertos/semphr.h"
|
|
#include "freertos/queue.h"
|
|
#include "driver/spi_master.h"
|
|
#include "driver/gpio.h"
|
|
#include "esp_timer.h"
|
|
|
|
/*
|
|
SPI sender (master) example.
|
|
|
|
This example is supposed to work together with the SPI receiver. It uses the standard SPI pins (MISO, MOSI, SCLK, CS) to
|
|
transmit data over in a full-duplex fashion, that is, while the master puts data on the MOSI pin, the slave puts its own
|
|
data on the MISO pin.
|
|
|
|
This example uses one extra pin: GPIO_HANDSHAKE is used as a handshake pin. The slave makes this pin high as soon as it is
|
|
ready to receive/send data. This code connects this line to a GPIO interrupt which gives the rdySem semaphore. The main
|
|
task waits for this semaphore to be given before queueing a transmission.
|
|
*/
|
|
|
|
|
|
/*
|
|
Pins in use. The SPI Master can use the GPIO mux, so feel free to change these if needed.
|
|
*/
|
|
#if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2
|
|
#define GPIO_HANDSHAKE 2
|
|
#define GPIO_MOSI 12
|
|
#define GPIO_MISO 13
|
|
#define GPIO_SCLK 15
|
|
#define GPIO_CS 14
|
|
|
|
#elif CONFIG_IDF_TARGET_ESP32C3
|
|
#define GPIO_HANDSHAKE 3
|
|
#define GPIO_MOSI 7
|
|
#define GPIO_MISO 2
|
|
#define GPIO_SCLK 6
|
|
#define GPIO_CS 10
|
|
|
|
#elif CONFIG_IDF_TARGET_ESP32S3
|
|
#define GPIO_HANDSHAKE 2
|
|
#define GPIO_MOSI 11
|
|
#define GPIO_MISO 13
|
|
#define GPIO_SCLK 12
|
|
#define GPIO_CS 10
|
|
|
|
#endif //CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2
|
|
|
|
|
|
#ifdef CONFIG_IDF_TARGET_ESP32
|
|
#define SENDER_HOST HSPI_HOST
|
|
|
|
#else
|
|
#define SENDER_HOST SPI2_HOST
|
|
|
|
#endif
|
|
|
|
|
|
//The semaphore indicating the slave is ready to receive stuff.
|
|
static QueueHandle_t rdySem;
|
|
|
|
/*
|
|
This ISR is called when the handshake line goes high.
|
|
*/
|
|
static void IRAM_ATTR gpio_handshake_isr_handler(void* arg)
|
|
{
|
|
//Sometimes due to interference or ringing or something, we get two irqs after eachother. This is solved by
|
|
//looking at the time between interrupts and refusing any interrupt too close to another one.
|
|
static uint32_t lasthandshaketime_us;
|
|
uint32_t currtime_us = esp_timer_get_time();
|
|
uint32_t diff = currtime_us - lasthandshaketime_us;
|
|
if (diff < 1000) {
|
|
return; //ignore everything <1ms after an earlier irq
|
|
}
|
|
lasthandshaketime_us = currtime_us;
|
|
|
|
//Give the semaphore.
|
|
BaseType_t mustYield = false;
|
|
xSemaphoreGiveFromISR(rdySem, &mustYield);
|
|
if (mustYield) {
|
|
portYIELD_FROM_ISR();
|
|
}
|
|
}
|
|
|
|
//Main application
|
|
void app_main(void)
|
|
{
|
|
esp_err_t ret;
|
|
spi_device_handle_t handle;
|
|
|
|
//Configuration for the SPI bus
|
|
spi_bus_config_t buscfg={
|
|
.mosi_io_num=GPIO_MOSI,
|
|
.miso_io_num=GPIO_MISO,
|
|
.sclk_io_num=GPIO_SCLK,
|
|
.quadwp_io_num=-1,
|
|
.quadhd_io_num=-1
|
|
};
|
|
|
|
//Configuration for the SPI device on the other side of the bus
|
|
spi_device_interface_config_t devcfg={
|
|
.command_bits=0,
|
|
.address_bits=0,
|
|
.dummy_bits=0,
|
|
.clock_speed_hz=5000000,
|
|
.duty_cycle_pos=128, //50% duty cycle
|
|
.mode=0,
|
|
.spics_io_num=GPIO_CS,
|
|
.cs_ena_posttrans=3, //Keep the CS low 3 cycles after transaction, to stop slave from missing the last bit when CS has less propagation delay than CLK
|
|
.queue_size=3
|
|
};
|
|
|
|
//GPIO config for the handshake line.
|
|
gpio_config_t io_conf={
|
|
.intr_type=GPIO_INTR_POSEDGE,
|
|
.mode=GPIO_MODE_INPUT,
|
|
.pull_up_en=1,
|
|
.pin_bit_mask=(1<<GPIO_HANDSHAKE)
|
|
};
|
|
|
|
int n=0;
|
|
char sendbuf[128] = {0};
|
|
char recvbuf[128] = {0};
|
|
spi_transaction_t t;
|
|
memset(&t, 0, sizeof(t));
|
|
|
|
//Create the semaphore.
|
|
rdySem=xSemaphoreCreateBinary();
|
|
|
|
//Set up handshake line interrupt.
|
|
gpio_config(&io_conf);
|
|
gpio_install_isr_service(0);
|
|
gpio_set_intr_type(GPIO_HANDSHAKE, GPIO_INTR_POSEDGE);
|
|
gpio_isr_handler_add(GPIO_HANDSHAKE, gpio_handshake_isr_handler, NULL);
|
|
|
|
//Initialize the SPI bus and add the device we want to send stuff to.
|
|
ret=spi_bus_initialize(SENDER_HOST, &buscfg, SPI_DMA_CH_AUTO);
|
|
assert(ret==ESP_OK);
|
|
ret=spi_bus_add_device(SENDER_HOST, &devcfg, &handle);
|
|
assert(ret==ESP_OK);
|
|
|
|
//Assume the slave is ready for the first transmission: if the slave started up before us, we will not detect
|
|
//positive edge on the handshake line.
|
|
xSemaphoreGive(rdySem);
|
|
|
|
while(1) {
|
|
int res = snprintf(sendbuf, sizeof(sendbuf),
|
|
"Sender, transmission no. %04i. Last time, I received: \"%s\"", n, recvbuf);
|
|
if (res >= sizeof(sendbuf)) {
|
|
printf("Data truncated\n");
|
|
}
|
|
t.length=sizeof(sendbuf)*8;
|
|
t.tx_buffer=sendbuf;
|
|
t.rx_buffer=recvbuf;
|
|
//Wait for slave to be ready for next byte before sending
|
|
xSemaphoreTake(rdySem, portMAX_DELAY); //Wait until slave is ready
|
|
ret=spi_device_transmit(handle, &t);
|
|
printf("Received: %s\n", recvbuf);
|
|
n++;
|
|
}
|
|
|
|
//Never reached.
|
|
ret=spi_bus_remove_device(handle);
|
|
assert(ret==ESP_OK);
|
|
}
|