esp-idf/components/espcoredump/include_core_dump
Sachin Parekh 46dc36233a coredump: Parse backtrace info for RISCV
For RISCV, backtrace generation on device is not possible without
including and parsing DWARF sections. We extract the crash task stack
and let the host generate the backtrace
2021-05-17 11:43:25 +05:30
..
port espcoredump: code refactoring and add support for RISC-V implemetation 2021-02-07 19:04:19 +08:00
core_dump_binary.h espcoredump: code refactoring and add support for RISC-V implemetation 2021-02-07 19:04:19 +08:00
core_dump_checksum.h espcoredump: code refactoring and add support for RISC-V implemetation 2021-02-07 19:04:19 +08:00
core_dump_elf.h espcoredump: code refactoring and add support for RISC-V implemetation 2021-02-07 19:04:19 +08:00
elf.h Whitespace: Automated whitespace fixes (large commit) 2020-11-11 07:36:35 +00:00
esp_core_dump_common.h espcoredump: code refactoring and add support for RISC-V implemetation 2021-02-07 19:04:19 +08:00
esp_core_dump_port.h coredump: Parse backtrace info for RISCV 2021-05-17 11:43:25 +05:30
esp_core_dump_types.h espcoredump: code refactoring and add support for RISC-V implemetation 2021-02-07 19:04:19 +08:00