harshal.patil 0868604664 fix(esp_hw_support): Fix incorrect PMA configuration for ESP32-P4 ... - As the PMA entry that made some memory regions cacheable was assigned the highest priority, some intermediate inaccessible memory regions bypassed protection. - Added tests for the same - Verified that even after changing the priority of the PMA entry, a write operation at SOC_IRAM_LOW + 0x40 (a random RAM cached address) still needs the same number (29) of CPU cycles.		2024-06-11 12:23:06 +05:30
..
include	fix(esp_hw_support): Fix incorrect PMA configuration for ESP32-P4	2024-06-11 12:23:06 +05:30
panic_utils	change(xtensa): Deprecate ".../xtensa_context.h" include path	2023-11-30 21:58:52 +08:00
CMakeLists.txt	fix(tools): fix panic test gcc 13.1.0 warnings	2023-10-09 12:13:02 +04:00
Kconfig.projbuild	test_app: Extend panic app to include memprot-related tests	2023-02-16 17:13:56 +05:30
test_app_main.c	fix(esp_hw_support): Fix incorrect PMA configuration for ESP32-P4	2024-06-11 12:23:06 +05:30
test_memprot.c	fix(esp_hw_support): Fix incorrect PMA configuration for ESP32-P4	2024-06-11 12:23:06 +05:30
test_panic.c	fix(system): esp32p4: fix mepc when load/store failure occurred	2024-04-18 19:49:19 +04:00