mirror of
https://github.com/espressif/esp-idf.git
synced 2024-09-21 06:56:11 -04:00
128 lines
3.6 KiB
C
128 lines
3.6 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#include <stdbool.h>
|
|
#include "soc/soc.h"
|
|
#include "soc/system_reg.h"
|
|
#include "soc/usb_wrap_struct.h"
|
|
#include "soc/rtc_cntl_struct.h"
|
|
#include "soc/usb_serial_jtag_struct.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* @brief Configures the internal PHY for USB_OTG
|
|
*
|
|
* @param hw Start address of the USB Wrap registers
|
|
*/
|
|
static inline void usb_phy_ll_int_otg_enable(usb_wrap_dev_t *hw)
|
|
{
|
|
hw->otg_conf.pad_enable = 1;
|
|
// USB_OTG use internal PHY
|
|
hw->otg_conf.phy_sel = 0;
|
|
// phy_sel is controlled by the following register value
|
|
RTCCNTL.usb_conf.sw_hw_usb_phy_sel = 1;
|
|
// phy_sel=sw_usb_phy_sel=1, USB_OTG is connected with internal PHY
|
|
RTCCNTL.usb_conf.sw_usb_phy_sel = 1;
|
|
}
|
|
|
|
/**
|
|
* @brief Configures the external PHY for USB_OTG
|
|
*
|
|
* @param hw Start address of the USB Wrap registers
|
|
*/
|
|
static inline void usb_phy_ll_ext_otg_enable(usb_wrap_dev_t *hw)
|
|
{
|
|
// USB_OTG use external PHY
|
|
hw->otg_conf.phy_sel = 1;
|
|
// phy_sel is controlled by the following register value
|
|
RTCCNTL.usb_conf.sw_hw_usb_phy_sel = 1;
|
|
// phy_sel=sw_usb_phy_sel=0, USB_OTG is connected with external PHY through GPIO Matrix
|
|
RTCCNTL.usb_conf.sw_usb_phy_sel = 0;
|
|
}
|
|
|
|
/**
|
|
* @brief Configures the internal PHY for USB_Serial_JTAG
|
|
*
|
|
* @param hw Start address of the USB Serial_JTAG registers
|
|
*/
|
|
static inline void usb_phy_ll_int_jtag_enable(usb_serial_jtag_dev_t *hw)
|
|
{
|
|
// USB_Serial_JTAG use internal PHY
|
|
hw->conf0.phy_sel = 0;
|
|
// Disable software control USB D+ D- pullup pulldown (Device FS: dp_pullup = 1)
|
|
hw->conf0.pad_pull_override = 0;
|
|
// Enable USB pad function
|
|
hw->conf0.usb_pad_enable = 1;
|
|
// phy_sel is controlled by the following register value
|
|
RTCCNTL.usb_conf.sw_hw_usb_phy_sel = 1;
|
|
// phy_sel=sw_usb_phy_sel=0, USB_Serial_JTAG is connected with internal PHY
|
|
RTCCNTL.usb_conf.sw_usb_phy_sel = 0;
|
|
}
|
|
|
|
/**
|
|
* @brief Configures the external PHY for USB_Serial_JTAG
|
|
*
|
|
* @param hw Start address of the USB Serial_JTAG registers
|
|
*/
|
|
static inline void usb_phy_ll_ext_jtag_enable(usb_serial_jtag_dev_t *hw)
|
|
{
|
|
// USB_Serial_JTAG use external PHY
|
|
hw->conf0.phy_sel = 1;
|
|
// phy_sel is controlled by the following register value
|
|
RTCCNTL.usb_conf.sw_hw_usb_phy_sel = 1;
|
|
// phy_sel=sw_usb_phy_sel=1, USB_Serial_JTAG is connected with external PHY
|
|
RTCCNTL.usb_conf.sw_usb_phy_sel = 1;
|
|
}
|
|
|
|
/**
|
|
* @brief Configures port loads for the internal PHY
|
|
*
|
|
* @param hw Start address of the USB Wrap registers
|
|
* @param dp_pu D+ pullup load
|
|
* @param dp_pd D+ pulldown load
|
|
* @param dm_pu D- pullup load
|
|
* @param dm_pd D- pulldown load
|
|
*/
|
|
static inline void usb_phy_ll_int_load_conf(usb_wrap_dev_t *hw, bool dp_pu, bool dp_pd, bool dm_pu, bool dm_pd)
|
|
{
|
|
usb_wrap_otg_conf_reg_t conf = hw->otg_conf;
|
|
conf.pad_pull_override = 1;
|
|
conf.dp_pullup = dp_pu;
|
|
conf.dp_pulldown = dp_pd;
|
|
conf.dm_pullup = dm_pu;
|
|
conf.dm_pulldown = dm_pd;
|
|
hw->otg_conf = conf;
|
|
}
|
|
|
|
/**
|
|
* @brief Enable the internal PHY's test mode
|
|
*
|
|
* @param hw Start address of the USB Wrap registers
|
|
* @param en Whether to enable the internal PHY's test mode
|
|
*/
|
|
static inline void usb_phy_ll_int_enable_test_mode(usb_wrap_dev_t *hw, bool en)
|
|
{
|
|
if (en) {
|
|
// Clear USB_WRAP_TEST_CONF_REG
|
|
hw->test_conf.val = 0;
|
|
// Set USB test pad oen
|
|
hw->test_conf.test_usb_wrap_oe = 1;
|
|
// Enable USB test mode
|
|
hw->test_conf.test_enable = 1;
|
|
} else {
|
|
hw->test_conf.test_enable = 0;
|
|
}
|
|
}
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|