mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
e0d29d4ada
PMS aware chips require prefetch padding size for instruction fetch, or some memory alignment considerations. These settings are now exposed through kconfig options (hidden) and used through common ld template. This shall help to add and manage future chips support easily for these considerations. Closes IDF-3624
25 lines
707 B
Plaintext
25 lines
707 B
Plaintext
/*
|
|
* SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "sdkconfig.h"
|
|
|
|
/* CPU instruction prefetch padding size for flash mmap scenario */
|
|
_esp_flash_mmap_prefetch_pad_size = 16;
|
|
|
|
/* CPU instruction prefetch padding size for memory protection scenario */
|
|
#ifdef CONFIG_ESP_SYSTEM_MEMPROT_CPU_PREFETCH_PAD_SIZE
|
|
_esp_memprot_prefetch_pad_size = CONFIG_ESP_SYSTEM_MEMPROT_CPU_PREFETCH_PAD_SIZE;
|
|
#else
|
|
_esp_memprot_prefetch_pad_size = 0;
|
|
#endif
|
|
|
|
/* Memory alignment size for PMS */
|
|
#ifdef CONFIG_ESP_SYSTEM_MEMPROT_MEM_ALIGN_SIZE
|
|
_esp_memprot_align_size = CONFIG_ESP_SYSTEM_MEMPROT_MEM_ALIGN_SIZE;
|
|
#else
|
|
_esp_memprot_align_size = 0;
|
|
#endif
|