mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
cd634f76d4
The coprocessor cpu trap signal doesnt have a stable reset value, force ULP-RISC-V clock on to stop RTC_COCPU_TRAP_TRIG_EN from waking the CPU |
||
---|---|---|
.. | ||
include | ||
ulp_core | ||
ulp_riscv_adc.c | ||
ulp_riscv.c |