mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
b5d04a21fb
The GD flash with product ID 40H, is already used in Wrover-nosufix modules.
109 lines
3.8 KiB
C
109 lines
3.8 KiB
C
// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
//
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
#include <stdlib.h>
|
|
#include "spi_flash_chip_generic.h"
|
|
#include "spi_flash_defs.h"
|
|
|
|
#define FLASH_ID_MASK 0xFF00
|
|
#define FLASH_SIZE_MASK 0xFF
|
|
#define GD25Q_PRODUCT_ID 0x4000
|
|
#define GD25LQ_PRODUCT_ID 0x6000
|
|
|
|
#define WRSR_16B_REQUIRED(chip_id) (((chip_id) & FLASH_ID_MASK) == GD25LQ_PRODUCT_ID || \
|
|
((chip_id) & FLASH_SIZE_MASK) <= 0x15)
|
|
|
|
/* Driver for GD flash chip */
|
|
|
|
esp_err_t spi_flash_chip_gd_probe(esp_flash_t *chip, uint32_t flash_id)
|
|
{
|
|
/* Check manufacturer and product IDs match our desired masks */
|
|
const uint8_t MFG_ID = 0xC8;
|
|
if (flash_id >> 16 != MFG_ID) {
|
|
return ESP_ERR_NOT_FOUND;
|
|
}
|
|
|
|
uint32_t product_id = flash_id & FLASH_ID_MASK;
|
|
if (product_id != GD25Q_PRODUCT_ID && product_id != GD25LQ_PRODUCT_ID) {
|
|
return ESP_ERR_NOT_FOUND;
|
|
}
|
|
|
|
return ESP_OK;
|
|
}
|
|
|
|
esp_err_t spi_flash_chip_gd_set_io_mode(esp_flash_t *chip)
|
|
{
|
|
if (WRSR_16B_REQUIRED(chip->chip_id)) {
|
|
const uint32_t qe = 1<<9;
|
|
return spi_flash_common_set_io_mode(chip,
|
|
spi_flash_common_write_status_16b_wrsr,
|
|
spi_flash_common_read_status_16b_rdsr_rdsr2,
|
|
qe);
|
|
} else {
|
|
const uint32_t qe = 1<<1;
|
|
return spi_flash_common_set_io_mode(chip,
|
|
spi_flash_common_write_status_8b_wrsr2,
|
|
spi_flash_common_read_status_8b_rdsr2,
|
|
qe);
|
|
}
|
|
}
|
|
|
|
esp_err_t spi_flash_chip_gd_get_io_mode(esp_flash_t *chip, esp_flash_io_mode_t* out_io_mode)
|
|
{
|
|
/* GD uses bit 1 of SR2 as Quad Enable */
|
|
const uint8_t BIT_QE = 1 << 1;
|
|
uint32_t sr;
|
|
esp_err_t ret = spi_flash_common_read_status_8b_rdsr2(chip, &sr);
|
|
if (ret == ESP_OK) {
|
|
*out_io_mode = ((sr & BIT_QE)? SPI_FLASH_QOUT: 0);
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
|
|
static const char chip_name[] = "gd";
|
|
|
|
// The issi chip can use the functions for generic chips except from set read mode and probe,
|
|
// So we only replace these two functions.
|
|
const spi_flash_chip_t esp_flash_chip_gd = {
|
|
.name = chip_name,
|
|
.probe = spi_flash_chip_gd_probe,
|
|
.reset = spi_flash_chip_generic_reset,
|
|
.detect_size = spi_flash_chip_generic_detect_size,
|
|
.erase_chip = spi_flash_chip_generic_erase_chip,
|
|
.erase_sector = spi_flash_chip_generic_erase_sector,
|
|
.erase_block = spi_flash_chip_generic_erase_block,
|
|
.sector_size = 4 * 1024,
|
|
.block_erase_size = 64 * 1024,
|
|
|
|
.get_chip_write_protect = spi_flash_chip_generic_get_write_protect,
|
|
.set_chip_write_protect = spi_flash_chip_generic_set_write_protect,
|
|
|
|
// TODO support protected regions on ISSI flash
|
|
.num_protectable_regions = 0,
|
|
.protectable_regions = NULL,
|
|
.get_protected_regions = NULL,
|
|
.set_protected_regions = NULL,
|
|
|
|
.read = spi_flash_chip_generic_read,
|
|
.write = spi_flash_chip_generic_write,
|
|
.program_page = spi_flash_chip_generic_page_program,
|
|
.page_size = 256,
|
|
.write_encrypted = spi_flash_chip_generic_write_encrypted,
|
|
|
|
.wait_idle = spi_flash_chip_generic_wait_idle,
|
|
.set_io_mode = spi_flash_chip_gd_set_io_mode,
|
|
.get_io_mode = spi_flash_chip_gd_get_io_mode,
|
|
};
|