mirror of
https://github.com/espressif/esp-idf.git
synced 2024-10-05 20:47:46 -04:00
32756b165e
Goal is that multiple faults would be required to bypass a boot-time signature check. - Also strengthens some address range checks for safe app memory addresses - Change pre-enable logic to also check the bootloader signature before enabling SBV2 on ESP32 Add some additional checks for invalid sections: - Sections only partially in DRAM or IRAM are invalid - If a section is in D/IRAM, allow the possibility only some is in D/IRAM - Only pass sections that are entirely in the same type of RTC memory region |
||
|---|---|---|
| .. | ||
| aes.h | ||
| bigint.h | ||
| cache.h | ||
| crc.h | ||
| efuse.h | ||
| ets_sys.h | ||
| gpio.h | ||
| hmac.h | ||
| libc_stubs.h | ||
| lldesc.h | ||
| md5_hash.h | ||
| miniz.h | ||
| queue.h | ||
| rsa_pss.h | ||
| rtc.h | ||
| secure_boot.h | ||
| sha.h | ||
| spi_flash.h | ||
| tbconsole.h | ||
| tjpgd.h | ||
| uart.h | ||