This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.