alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-10-05 20:47:46 -04:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity
34,422 Commits 20 Branches 148 Tags 384 MiB
61210271a8
Commit Graph

1232 Commits

Author SHA1 Message Date
Lou Tianhao
640ce31dae change(pm): add ext1 new api 2024-04-15 20:16:49 +08:00
Jiang Jiang Jian
8352be2027 Merge branch 'fix/add_phy_private_dslp_callback_v5.2' into 'release/v5.2' 
fix(esp_hw_support): move deepsleep phy callback before PLL disable (v5.2)

See merge request espressif/esp-idf!30015
 2024-04-15 11:38:31 +08:00
wuzhenghui
8f896f07c5
fix(esp_hw_support): fix pmu power domain initialize order 2024-04-10 10:10:13 +08:00
wuzhenghui
a9ff81a603 fix(esp_hw_support): move deepsleep phy callback before PLL disable 2024-04-07 20:36:51 +08:00
Laukik Hase
17ffe58051
fix(esp_hw_support): Fix the flash I/DROM region PMP protection 2024-04-03 15:48:46 +05:30
Li Shuai
2d0ac9208e fix(esp_hw_support): fixed modem hang caused by incorrect configuration of power and isolate signals 2024-04-03 10:43:13 +08:00
nilesh.kale
120cb89c56 fix(esp_hw_support): update hmac toggle method due to discrepency in ROM code 
Need to update the HMAC enable/disable method due to discrepancy in ROM code
across different targets for the esp_hmac_disable() API.
 2024-03-26 13:22:22 +05:30
Jiang Jiang Jian
08299f5f9b Merge branch 'bugfix/fix_maximum_value_of_config_rtc_clk_cal_cycles_bug_v5.2' into 'release/v5.2' 
ESP All Chip: fixed the maximum value of config RTC_CLK_CAL_SYCLES bug (v5.2)

See merge request espressif/esp-idf!29648
 2024-03-15 11:10:38 +08:00
hongshuqing
7771d72d7c fix: fix_maximum_value_of_config_rtc_clk_cal_cycle_bug 2024-03-14 16:11:20 +08:00
chaijie@espressif.com
c7660fe26d fix: fix sleep fast_mem & slow_mem may lost bug 2024-03-14 15:03:41 +08:00
Jiang Jiang Jian
20762c4524 Merge branch 'pytest/support_io_wakeup_test_v5.2' into 'release/v5.2' 
Pytest/support io wakeup test (backport v5.2)

See merge request espressif/esp-idf!28657
 2024-03-11 10:39:22 +08:00
Jiang Jiang Jian
78d9e6390d Merge branch 'bugfix/fix_sleep_cache_safe_assertion_v5.2' into 'release/v5.2' 
fix(esp_hw_support): fix cache safe check function (v5.2)

See merge request espressif/esp-idf!29247
 2024-03-11 10:38:26 +08:00
Marius Vikhammer
57249447a7 Merge branch 'bugfix/esp_intr_free_v5.2' into 'release/v5.2' 
fix(esp_hw_support): Fix esp_intr_free when task has no core affinity (v5.2)

See merge request espressif/esp-idf!29193
 2024-03-06 19:58:30 +08:00
Laukik Hase
68442ecaa0
refactor(esp_hw_support): Remove redundant PMP entry for ROM region 
- The ROM text and data sections share the address range
    (see SOC_I/DROM_MASK_LOW - SOC_I/DROM_MASK_HIGH).
  - Initially, we had two PMP entries for this address range - one marking the
    region as RX and the other as R.
  - However, the latter entry is redundant as the former locks the PMP settings.
  - We can divide the ROM region into text and data sections later when we
    define boundaries marking these regions from the ROM.
 2024-03-01 10:25:07 +05:30
Laukik Hase
a56fc41215
fix(esp_hw_support): Fix the I/DCACHE region PMP protection 2024-03-01 10:25:07 +05:30
wuzhenghui
df6a32f305
fix(esp_hw_support): fix cache safe check function 2024-02-26 17:42:14 +08:00
Lou Tianhao
f0ae83d056 change(pm): use old ext1 api for pytest 2024-02-22 20:06:28 +08:00
KonstantinKondrashov
2f707291eb fix(esp_hw_support): Fix esp_intr_free when taks has no core affinity 
Closes https://github.com/espressif/esp-idf/issues/12608
 2024-02-22 13:00:34 +02:00
hongshuqing
b3a73d5b63 feat(pmu): set fix voltage to different mode for esp32c6 2024-02-22 14:49:01 +08:00
Cao Sen Miao
c5759b6d2b fix(tsens): 300us delay in phy cause extra power consumption 2024-02-21 11:58:30 +08:00
Cao Sen Miao
b69ac0fb27 fix(tsens,adc): Fix issue that disable adc will make temperature sensor crash, 
Closes https://github.com/espressif/esp-idf/issues/12921
 2024-02-21 11:58:26 +08:00
Cao Sen Miao
84e44e230b fix(temperature_sensor): Fix the value is incorrect if disable and enable again 
Closes https://github.com/espressif/esp-idf/issues/12864
 2024-02-21 11:58:22 +08:00
Jiang Jiang Jian
3c7c5829b7 Merge branch 'h2_auto_dbias_master_hsq_v5.2' into 'release/v5.2' 
ESP32H2: Active & sleep dbias get from efuse to fix the voltage (v5.2)

See merge request espressif/esp-idf!28714
 2024-02-21 10:49:16 +08:00
Lou Tianhao
901c5624d3 change(pm): change CMakeLists for wakeup pytest 2024-02-21 10:42:39 +08:00
Lou Tianhao
229a974252 change(pm): change test_io_wakeup 2024-02-21 10:42:39 +08:00
Lou Tianhao
0cdaf0008d feat(pm): add test_io_wakeup 2024-02-21 10:42:39 +08:00
wuzhenghui
2cd8335818
feat(esp_hw_support): support gdma register context sleep retention 2024-02-18 15:57:15 +08:00
Mahavir Jain
1bd76ee0da Merge branch 'bugfix/update_jtag_disabling_api_v5.2' into 'release/v5.2' 
fix(esp_hw_support): fix API esp_hmac_disable_jtag() to disable JTAG (v5.2)

See merge request espressif/esp-idf!28492
 2024-02-16 13:48:36 +08:00
Mahavir Jain
e173895618 fix(soc): change debug addr range to CPU subsystem range 
For C6/H2/P4/C5, there is no SoC specific debug range. Instead the same
address range is part of CPU Subsystem range which contains debug mode
specific code and interrupt config registers (CLINT, PLIC etc.).

For now the PMP entry is provided with RWX permission for both machine
and user mode but we can save this entry and allow the access to only
machine mode for this range.

For P4/C5 case, this PMP entry can have RW permission as the debug mode
specific code is not present in this memory range.
 2024-01-29 13:57:04 +08:00
hongshuqing
9373d53ce7 feat(pmu): set fix voltage to different mode for esp32h2 
h2 remove include
 2024-01-26 11:36:57 +08:00
Michael (XIAO Xufeng)
e1dfdf26bc Merge branch 'bugfix/recalib_bbpll_before_tuning_v5.2' into 'release/v5.2' 
fix(bbpll): fix bbpll may not lock or not stable bug for stop early (ESP32C2/S3/C6/H2) (v5.2)

See merge request espressif/esp-idf!28284
 2024-01-17 21:30:10 +08:00
nilesh.kale
8e5347abd5 fix(esp_hw_support): fix API esp_hmac_disable_jtag() to disable JTAG 
After ets_hmac_disable(), invalidating JTAG register process is ineffective.
So, added call to enable hmac begore invalidating JTAG REG.
And similarly disabled it after invalidation.
 2024-01-16 12:24:21 +05:30
Jiang Jiang Jian
e8a5fdcff3 Merge branch 'feat/max_ver_c3_199_v5.2' into 'release/v5.2' 
feat(soc): Increase max supported version of C3 to 1.99 (v5.2)

See merge request espressif/esp-idf!26822
 2024-01-11 14:15:49 +08:00
Jiang Jiang Jian
be39aabe00 Merge branch 'fix/esp32h2_rssi_positive_issue_5.2' into 'release/v5.2' 
Fix/esp32h2 rssi positive issue 5.2

See merge request espressif/esp-idf!28271
 2024-01-11 14:14:29 +08:00
Lou Tianhao
745a1f492e feat(pm): support PMU trigger regdma when PU TOP 2024-01-08 21:23:28 +08:00
xiaqilin
2d66984b09 fix(sleep): fix the issue of asymmetry in suspend/resume cache when skipping sleep. 2024-01-05 19:26:46 +08:00
Xiao Xufeng
ea45c22a5c fix(rtc): fixed bbpll not calibrated from bootloader issue 2024-01-05 10:24:49 +08:00
chaijie@espressif.com
016b63dacf fix(bbpll): fix bbpll calibration may stop early bug(ESP32C2/S3/C6/H2) 2024-01-05 03:22:44 +08:00
Michael (XIAO Xufeng)
39dd85639a feat(soc): Increase max supported version of C3 to 1.99 2024-01-04 15:08:31 +08:00
Marius Vikhammer
b5785b41eb docs(esp32p4): update misc docs for esp32p4 2024-01-03 18:26:55 +08:00
wuzhenghui
fcb9cf8b93
change(esp_hw_support/sleep): rename ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY 
1. Rename ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY to ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY
2. Set ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY visible for all targets
 2023-12-27 15:35:00 +08:00
wuzhenghui
83b6c79f93
fix(esp_hw_support/sleep): wait flash ready after non-pd_top lightsleep for esp32c6 2023-12-27 15:34:55 +08:00
Jiang Jiang Jian
99d10ca3d2 Merge branch 'change/change_regdma_power_issue_macro_v5.2' into 'release/v5.2' 
change(pm): change macro SOC_PM_RETENTION_HAS_REGDMA_POWER_BUG (backport v5.2)

See merge request espressif/esp-idf!27992
 2023-12-25 20:38:48 +08:00
Lou Tianhao
7b5799830c change(pm): change macro SOC_PM_RETENTION_HAS_REGDMA_POWER_BUG 2023-12-19 11:52:25 +08:00
cjin
bff4001473 fix(pm): place extra link opt in iram 2023-12-14 11:19:05 +08:00
wuzhenghui
613c17bc2f
fix(esp_hw_support): fix esp32h2 system link restore override cpu clk configuration 2023-12-11 11:24:00 +08:00
Jiang Jiang Jian
a2b96227ac Merge branch 'bugfix/fix_rtc_us_to_cycle_div_zero_in_deepsleep_v5.2' into 'release/v5.2' 
fix(esp_hw_support/sleep): fix rtc_time_us_to_slowclk div zero in deepsleep process (backport v5.2)

See merge request espressif/esp-idf!27763
 2023-12-11 10:57:19 +08:00
wuzhenghui
debcb50fd2
fix(esp_hw_support): re-initialize icg map in modem_clock_module_enable 2023-12-08 14:18:45 +08:00
wuzhenghui
7b3c08e37a
fix(esp_hw_support/sleep): fix rtc_time_us_to_slowclk div zero in deepsleep process 
Closes https://github.com/espressif/esp-idf/issues/12695
 2023-12-08 13:59:52 +08:00
Jiang Jiang Jian
97594d2076 Merge branch 'backport/add_config_to_set_custom_mac_as_base_mac_v5_2' into 'release/v5.2' 
feat(mac): Add a configuration to set custom MAC as base MAC(Backport V5.2)

See merge request espressif/esp-idf!27738
 2023-12-07 21:03:51 +08:00