alex/esp-idf
alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2024-10-05 20:47:46 -04:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity
18,225 Commits 20 Branches 148 Tags 384 MiB
352dc6cf83
Commit Graph

410 Commits

Author SHA1 Message Date
Angus Gratton
e7f3099541 Merge branch 'bugfix/missing_extern_c' into 'master' 
[test_utils]: added extern C decl to ccomp

See merge request espressif/esp-idf!13919
 2021-06-16 01:47:27 +00:00
Marius Vikhammer
d9f5126d24 CI: enable running unit tests in CI for S3 2021-06-15 11:13:50 +08:00
Jakob Hasse
468b7ac6eb [test_utils]: added extern C decl to ccomp 
Closes https://github.com/espressif/esp-idf/issues/7121
 2021-06-09 15:37:21 +08:00
Cao Sen Miao
ed16e9b5d6 spi_flash: enable unit-test for flash suspend 2021-04-15 12:05:40 +08:00
Angus Gratton
936523b904 Merge branch 'feature/secure_bootv2_c3' into 'master' 
secure_boot_v2: Support SB_V2 for ESP32-C3 ECO3

Closes IDF-2647

See merge request espressif/esp-idf!13040
 2021-04-12 01:31:25 +00:00
KonstantinKondrashov
4fbfb03fe1 unit-test-app(config): CI uses ECO0 for esp32c3 UTs 2021-04-09 14:26:08 +08:00
Angus Gratton
202154ff1c ut: Exclude test_utils component from default_2_c3 config 
Theory is that the large alignments in this test component are triggering linker
bug (to be fixed in next toolchain update). This component is already tested
in a dedicated config, so it doesn't need to be included in this config.
 2021-04-08 13:33:28 +10:00
Angus Gratton
3c9e9a7704 Merge branch 'bugfix/renable_unit_tests' into 'master' 
ci: enable previously disabled unit tests

See merge request espressif/esp-idf!12582
 2021-04-01 03:23:22 +00:00
Michael (XIAO Xufeng)
5db528cda1 Merge branch 'bugfix/remove_spi_flash_qio_s2_cfg' into 'master' 
ci: remove spi_flash_qio_s2 config

See merge request espressif/esp-idf!12927
 2021-03-30 03:00:34 +00:00
Marius Vikhammer
b4d2fb56a0 ci: enable previously disabled unit tests 2021-03-29 18:36:41 +08:00
Marius Vikhammer
b99c973d9f ci: remove spi_flash_qio_s2 config 
This config is already run for all targets in spi_flash_qio config
 2021-03-26 16:46:21 +08:00
Marius Vikhammer
d3d145285d flash enc: add flash encryption unit and example test for C3 2021-03-25 17:51:22 +08:00
Fu Hanxi
2229e3635f ci(UT): add argument "node_index" in UnitTestParser 2021-03-15 16:04:42 +08:00
Anton Maklakov
3a629afb06 Merge branch 'feature/type_checking_python' into 'master' 
CI:Type checking of Python scripts

Closes IDF-2413

See merge request espressif/esp-idf!12287
 2021-02-26 03:06:37 +00:00
Angus Gratton
ecf2134bc4 Merge branch 'feature/libsodium_ut_enable' into 'master' 
libsodium: Enables UTs for ESP32-S2 & C3

Closes IDF-1423

See merge request espressif/esp-idf!12497
 2021-02-25 22:40:19 +00:00
KonstantinKondrashov
e29b99f1a5 libsodium: Enables UTs for ESP32-S2 & C3 2021-02-25 10:41:59 +00:00
Tomas Sebestik
a22597a2d6 Add mypy check to pre-commit-config 2021-02-25 07:05:43 +00:00
morris
7b37158ede rmt: distinguish group and channel in HAL layer 2021-02-25 12:42:23 +08:00
Angus Gratton
fb1488abba Merge branch 'feature/esp_timer_isr_dispatch_method_restore' into 'master' 
esp timer: Add ISR dispatch method

Closes IDF-1172 and IDF-1173

See merge request espressif/esp-idf!11572
 2021-02-23 06:21:14 +00:00
Fu Hanxi
7db83b26da style(pre-commit): unrelated changes 2021-02-10 14:50:07 +08:00
KonstantinKondrashov
63d4911cdb esp_timer: Add ESP_TIMER_ISR dispatch method 
Using own spinlock for each list (TASK and ISR disp method)
Reduced the dependency of ISR on the TASK dispatch method
 2021-02-08 19:10:11 +08:00
Michael (XIAO Xufeng)
747ac00f9b Merge branch 'bugfix/flash_encyption_80Mflash_40Mram' into 'master' 
flash_encryption/psram: fixed the issue that block when flash_encryption_write

See merge request espressif/esp-idf!12177
 2021-02-05 22:00:26 +08:00
Cao Sen Miao
3294547d27 ci: move freerom/sdmmc repo to psram3 for saving ram 2021-02-05 20:10:55 +08:00
Cao Sen Miao
c1b41ece32 flash_encryption: Quick fixed the issue that block when flash_encryption_write, Related https://github.com/espressif/esp-idf/issues/6322, Related https://github.com/espressif/esp-idf/issues/6254 2021-02-05 20:10:42 +08:00
Ivan Grokhotkov
ffa8c22c39 Merge branch 'feature/ut_perf_tests_disable_on_fpga' into 'master' 
ut: Disable all performance test comparisons when running on FPGA

See merge request espressif/esp-idf!11415
 2021-02-05 09:56:20 +08:00
ChenJianxing
dc350a9c7c esp_wifi: support esp32c3 rom eco3 2021-02-04 18:28:06 +08:00
Omar Chebib
c4dc3acba9 heap: add light poisoning configuration to the tests. 
Relates to IDF-2653
 2021-02-01 11:58:42 +08:00
Mahavir Jain
80b196a662 unit-test-app: disable encrypted flash read/write in psram config to fix build failure 2021-01-28 12:19:21 +00:00
Ivan Grokhotkov
0134fb5cf9 Merge branch 'feature/skip_known_failure_cases' into 'master' 
CI: Ignore Known Failure Cases Result

Closes IDFCI-135 and IDF-1992

See merge request espressif/esp-idf!10866
 2021-01-28 17:47:57 +08:00
Mahavir Jain
719aeacb4e Merge branch 'feature/enable_app_update_tests_for_c3' into 'master' 
Enable app_update tests for ESP32-C3

Closes IDF-2495

See merge request espressif/esp-idf!12173
 2021-01-28 17:41:42 +08:00
Fu Hanxi
85d4bca81a feat(tiny_test_fw): unify all junit report test case name 
new format: <target>.<config>.<case_name>, the default value of
"config" is "default"
 2021-01-28 12:25:14 +08:00
Martin Vychodil
69096ddce5 Security: ESP32C3 memory protection feature (IRAM0/DRAM0) 
Software support for PMS module.
Allows controlled memory access to IRAM (R/W/X) and DRAM0 (R/W)
On/locked by default, configurable in Kconfig (esp_system)

Closes https://jira.espressif.com:8443/browse/IDF-2092
 2021-01-27 08:44:03 +01:00
Mahavir Jain
85f120654a
unit-test-app: add config for app_update tests for ESP32-C3 2021-01-27 12:50:39 +05:30
Fu Hanxi
0146f258d7 style: format python files with isort and double-quote-string-fixer 2021-01-26 10:49:01 +08:00
Aditya Patwardhan
cc3843263a esp-tls: Added unit tests 2021-01-21 01:17:23 +00:00
Ivan Grokhotkov
b69f94fb3a Merge branch 'feature/move_ringbuf_funcs_into_flash' into 'master' 
esp_ringbuf: add kconfig opt to move ringbuffer functions into flash

Closes IDF-2247

See merge request espressif/esp-idf!10731
 2021-01-20 07:32:39 +08:00
Alex Lisitsyn
8bde6b8fca esp_ringbuf: add kconfig opt to move ringbuffer functions into flash 2021-01-20 07:32:31 +08:00
morris
753a929525 global: fix sign-compare warnings 2021-01-12 14:05:08 +08:00
Angus Gratton
6d3e06a9a3 ttfw: Move TestCaseFailed exception and handle differently to other exceptions 
But also ensure the string form of this exception is never empty, if it ends up
somewhere else.
 2021-01-12 11:42:03 +11:00
Angus Gratton
441d1306be ci ttfw: Consistently handle unexpected exceptions in test cases 2021-01-12 11:42:03 +11:00
Angus Gratton
76ed28172c unity: Add option to ignore performance test failures 
Set by default on FPGA, where performance may be significantly different to a
real chip.
 2020-12-31 10:29:31 +11:00
Angus Gratton
641b92da75 Merge branch 'feature/add_c3_target_master' into 'master' 
tools: merge C3 changes into master

Closes IDF-2364 and IDF-2564

See merge request espressif/esp-idf!11800
 2020-12-30 10:39:14 +08:00
Marius Vikhammer
7fe16bae25 tools: merge C3 changes into master 2020-12-30 07:04:12 +08:00
Ivan Grokhotkov
7f3b16a99d freertos: always enable static allocation 
to use it for newlib locks
 2020-12-29 16:18:04 +01:00
Angus Gratton
772bb2a380 test_utils: Remove debug code, disable ccomp internal tests for C3 2020-12-22 19:57:27 +11:00
Marius Vikhammer
0a95151a75 unit_test: Refactor all performance tests that rely on cache compensated timer 
There is no ccomp timer on C3, which means our performance tests will start
failing again due to variance caused by cache misses.

This MR adds TEST_PERFORMANCE_CCOMP_ macro that will only fail
performance test if CCOMP timer is supported on the target
 2020-12-22 18:56:24 +11:00
He Yin Ling
a4fab9c67f test: fix some unit test results not uploaded to Jira: 
`UnitTestParser.py` will strip unit case config name when generate test
ID. But in `unit_test.py` we didn't do this. It makes the test ID in 2
stages are different. Now we will add this step to `unit_test.py`.
 2020-12-15 21:36:27 +00:00
Angus Gratton
5228d9f9ce esp32c3: Apply one-liner/small changes for ESP32-C3 2020-12-01 10:58:50 +11:00
Angus Gratton
6ce34a227e Merge branch 'feature/fatfs_fast_seek' into 'master' 
feature/fatfs: enable the usage of fast-seek algorithm

See merge request espressif/esp-idf!9916
 2020-11-17 07:17:31 +08:00
Angus Gratton
420aef1ffe Updates for riscv support 
* Target components pull in xtensa component directly
* Use CPU HAL where applicable
* Remove unnecessary xtensa headers
* Compilation changes necessary to support non-xtensa gcc types (ie int32_t/uint32_t is no
  longer signed/unsigned int).

Changes come from internal branch commit a6723fc
 2020-11-13 07:49:11 +11:00